Search the Community
Showing results for tags '7series'.
Found 2 results
Hi, I was looking to know what CYINIT is in CARRY4 block and it's role? I assume the CI is the carry in from previous cascade, but not sure. Any idea on this? I use Xilinx 7-series device in Vivado 2019.1, we can refer UG953 (page.290) for CARRY4 block. Thank you,
I'm working with a Xilinx Spartan-7 (Arty S7-25) FPGA and was wondering if the "P" and "N" for the PMOD differential pairs are reprogrammable or swappable? Will swapping them damage any components or just not work? I notice their naming scheme but is there any significance beyond that. The banks I'm referring to are the JA and JB PMOD connections (See JB bank below). Thank you!