Search the Community

Showing results for tags 'vivado'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Calendars

  • Community Calendar

Found 161 results

  1. Vivado and Windows 10 Fix

    A lot of people haven't been able to upgrade to Windows 10 because Vivado will stop working.
  2. Vivado Issue (License)

    Greetings Digilent Staff, I recently bought a Basys 3 to use in a VLSI Desgin course of my university (Cal State Long Beach). I did all the steps on the video tutorial you guys posted on youtube to upload my first project to the board. However, in the "synthesis" part, I keep getting this error, even though I already acquireda license: "[Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xc7a35t'. Please run the Vivado License Manager for assistance in determiningwhich features and devices are licensed for your system."What should I do? Since I am only doing simple projects, I did not think it would be necessary to buy the$10 key for the Vivado software. Should I do that? What can I do now? Thank you very much for your attention.
  3. Importing EDK Pcore into Vivado?

    Hi all, I found a project from GoPro for the Zybo Zynq 7000 development board (link to project) that makes use of the HDMI port on the board as an hdmi receiver. The project is in EDK and not Vivado however. For a personal project I am trying to accomplish, I would like to make use of the HDMI rx since the base system design only includes a hdmi tx by default. Is it possible to take the hdmi_rx pcore files and import them into vivado somehow so that I may create an HDMI rx block in the ip integrator? If anyone could point me towards a guide or tutorial for this, I would be extremely grateful. Thanks, Chris
  4. When asking the question below to sales department I was reffered to this forum. I would like to know if I can install this Basys3-locked version of Vivado Design Edition on several computers since it's bound to the Basys3 hardware ? So I can use the board on different PCs. Or is it only valid for one PC at a time ? If so can this version be moved from one PC to another ?
  5. hello i'm using a basys3 board, and i try to implement a simple project based on a microblaze and an gpio ip core to generate a simple signal and get this signal on a pmod pin connector using vivado, and as this is the first time I used Vivado i find a little bit difficult to run the implementation. i attached the different files with this message include the c programe. i can generate a bitstream file and build a project in SDK also i can implement the design in the basys3 board, but when i check the signal in the pmode connector it seem like nothing happen. i appreciate any help or suggestion in order to remedy this problem. Best regards xgpio_example.c
  6. Tried this last night. Vivado can no longer find an implementation license. Now rolling back to 8.1.. EDIT by JColvin: Note that this thread was created back in August of 2015; newer versions of Vivado (2016.1 onward at the time of writing) officially support Windows 10
  7. Win 7 home

    Hi The highest resource FPGA I will be using is the Artix-7 100T with Vivado. Can I use win 7 home for design, implantation, and programing of the Artix-7 100T? Thanks LDS.
  8. Basys3 with Microblaze

    Hello I got recently a Basys3 board and i want to build a project with Microblaze. Usually i use Xilinx ISE and this is my first time i try the Xilinx Vivado. Can i find a tutoriel on how to build a Microblaze using Vivado and a basys3 board. Thank's.
  9. Hi, I'm new here with the Zybo and Vivado. I have Vivado 2015.2 and the SDK installed (I think completely) on my Fedora 22 laptop. I've successfully worked my way through the Digilent Zybo Getting Started reference page until I get to the final step of running everything on my Zybo board. When I hit "Program", I get an error dialog telling me the "Program FPGA failed" with a number of troubleshooting hints (board connected properly, proper cable for zynq board, green led when using Xilinx Platform Cable USB) The board is connected to a working USB20. port with a standard USB cable (came with the board). When first plugged in, RX flashes a few times, LD4 is lit and LD10 and LD11 are lit. After the failed programming attempt, LD4 goes out, LD10 and LD11 stay lit. The FTDI chip is found by Linux and enumerated: [rapost@toshi ~]$ lsusb Bus 003 Device 002: ID 8087:0024 Intel Corp. Integrated Rate Matching Hub Bus 004 Device 002: ID 8087:0024 Intel Corp. Integrated Rate Matching Hub Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub Bus 002 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub Bus 004 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub Bus 003 Device 003: ID 058f:b003 Alcor Micro Corp. Bus 004 Device 003: ID 046d:c52f Logitech, Inc. Unifying Receiver Bus 004 Device 004: ID 03eb:0902 Atmel Corp. 4-Port Hub Bus 004 Device 007: ID 0403:6010 Future Technology Devices International, Ltd FT2232C Dual USB-UART/FIFO IC Bus 004 Device 005: ID 413c:2003 Dell Computer Corp. Keyboard And it shows up as these serial devices: [rapost@toshi ~]$ ls -l /dev/serial total 0 drwxr-xr-x. 2 root root 80 Jul 14 11:49 by-id drwxr-xr-x. 2 root root 80 Jul 14 11:49 by-path [rapost@toshi ~]$ At this point, I'm stumped. I've seen mention of the Digilient Plugin for Zilinx Tools as a solution for some problems but it doesn't appear to apply to Vivado. I'm currently STUMPED! Any thoughts???? Thanks! Rick
  10. NETFPGA-1G-CML

    I would ask you if it is possible to have the Vivado or ISE Core Generator Project of a typical MIG configuration for DDR3 interface of your NETFPGA-1G-CML board. Thanks in advance.
  11. drivers needed for BASYS3

    Are there any special drivers one needs to download/install to get the BASYS3 board recognized by Windows7 64 bit? The board powers up and can run the shipping demos but my Windows 7 machine doesn't find the board anywhere in device manager and Vivado 14.4 cannot connect to the board. I can go so far as generating the bitstream but when I try to AutoConnect to target it gives this warning (which seems like it should be an error). I have checked all of the usual suspects that I could think of: multiple USB ports, reboot Windoze, open and close Vivado, verify jumpers are set correctly, using a known good microUSB cable, but still Vivado does not find my BASYS3. WARNING: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]Check to make sure the cable targets connected to this machine are properly connectedand powered up, then use the disconnect_hw_server and connect_hw_server commandsto re-register the hardware targets. Thank you.
  12. Hi, I am new to this Digilent Forum and have questions to ask. I plan to use both HDMI sink and HDMI source at the same time for my current project. The HDMI input will connect to HD camcorder and the incoming video streams will be processed by FPGA and displayed onto either a monitor or TV through HDMI output. I read somewhere that both HDMI sink and source can only be used in bypass mode in Nexys Video FPGA board. I have 3 questions to ask 1. Can Nexys Video FPGA board be used for my project? 2. Is it enough use the Vivado free WebPACK license (in terms of IPs) for my project because the Design Edition licenses for Vivado are not yet available for purchase? 3. Do I have any other cheaper choices such as the ZYBO FPGA board? But, the ZYBO FPGA board cannot use the HDMI source and HDMI sink at the same time. Please give me your advice. Thanks, Jim Soong
  13. Building Device Tree Blob

    Hi all, I have a Zynq -7000 development board and am using Vivado 2014.4. I have a block design that successfully synthesizes and generates a bitstream. My design uses Xilinx's VDMA core, and I want to use the Xilinx's VDMA driver with it (http://www.wiki.xilinx.com/DMA+Drivers+-+Soft+IPs#AXI VDMA). The driver guide says "The device tree node for AXI VDMA will be automatically generated, if the core is configured in the HW design, using the Device Tree BSP." However, I am having trouble generating a device tree for the design. I have been referencing this http://www.wiki.xilinx.com/Build+Device+Tree+Blob and have gotten as far as generating a .dts file, but I'm having trouble understanding how to compile a .dtb from that. From what I understand, it seems that I need build a Linux kernal to use the device tree compiler? I have been building my project on a Windows 8 computer. Is there another way I can generate a .dtb file from the .dts file? Any help is appreciated Thanks, Chris
  14. Hello, I am new to FPGA programming so I am trying to do the Basys 3 Getting Started tutorial from the wiki. However, when I try to open a hardware target in Vivado, I get the error: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121] Check to make sure the cable targets connected to this machine are properly connected and powered up, then use the disconnect_hw_server and connect_hw_server commands to re-register the hardware targets. The cables seem to be properly connected and the board is on. I followed the commands above and get the same error. I uninstalled and installed the digilent drivers several times but I still get the error. I downloaded Adept and the Basys 3 also doesn't show up under the device manager. My computer must not be detecting it but I'm not sure why. Thanks.
  15. First project with Zybo (using Vivado)

    Hello everyone, I'm new here on the forum! I am an EE student and I've developed some projects using Atlys board and Nexys 2 board! Recently, I bought a Zybo board and I'm learning a lot using the vivado software. I made the download of the Zynq book and tutorials, but is still confusing for me how to program a first project using the Vivado software for the zybo!! Anyone has a good reference material/ other tutorial ? I want to create a simple project using the programmable logic of Zybo in Verilog!! I'm having trouble to connect the axis buses and i/O Thanks,
  16. JTAG-HS3 vs JTAG-HS2 when using Zynq with Vivado

    Hello, I currently use a JTAG-HS2 cable with my Zynq development board. What would be the advantage or disadvantage of switching to a JTAG-HS3 cable with (exclusive) regard to using it with Zynq devices (Through Vivado 2014.4 and SDK)? I found this comparison table : http://www.digilentinc.com/choosing.cfm I think the big difference towards Zynq is the PS_SRST support, however it's not clear to me what exactly this is? I can use the Zynq now with my HS-2 cable, put breakpoints, ... so I wonder what this extra feature might bring to the table. I guess the 'no support for 2-wire JTAG' and SPI' is not an issue with Zynq devices (?) best regards
  17. PMOD NIC100 on Zedboard

    Hi, I have used Vivado to create a circuit on my Zedboard to do some math and store the results in a FIFO RAM block. I can use the SDK to retrieve the numbers and display them to my terminal, which is a slow process, and which requires additional steps to analyze the data. I have a purchased a few PMODS (a RS232 port, NIC100 and SD card) in an attempt to get the data off of the board and into my PC. I am looking for a "Hello, World" tutorial in Vivado and the SDK in which the Zedboard sends hello world off the board through a PMOD utilizing either a RS232 port, Ethernet, or SD card. Any help in how to do this will be greatly appreciated! Thanks! Stuart
  18. Hi I am new here. My background is I used ISE 10 but mainly used the schematic capture and the FSM software for my designs. I used a little VHDL and Verilog from the library to form some blocks for my schematic projects. For the most part my designs have all centered on Schematics. I have some unique design blocks for full projects I did with the finite State machine software. I have in stock has a Nexys 2 board with a Spartan 3500E on it and I was planning to use for a demo model when I found out this board is being discontinued. I like the 7A100 you have on the Nexys 4. This will multiply my capabilities compared the old board I had. I also downloaded the Vivado series design tool and found it very powerful in some aspects to ISE. I lost my connection to someone that can write code and Tcl script. I need to get this demonstration model done ASAP so I have the following questions. I see you cannot migrate schematic files to Vivado. I don’t want to migrate complete projects just the blocks of circuits in them especially the ones I generated from the FSM software which is converted to VHDL and Verilog. Can I make custom IP’s from them and use them in Vivado? Are there files I can take from my old ISE project circuit blocks and can use in my IP catalog and Vivado? In the IP catalog I don’t see some circuits I need in my design.I don’t have time for a learning curve. Is the Vivado software a software that requires more knowledge and experience concerning writing code than I have (which is limited)? If I can handle the learning curve using the Vivado design tools in a descent amount of time, I want to use the Nexys 4 with 7A100 in it. If I can’t then I will have to use the Nexys 2 board that has. the Spartan 3500EWhat kind of prerequisites in learning do I need to perform a successful project in Vivado?Thanks Rex
  19. Hi How would one expand access to all the output bits of a IP like a binary counter to be able to access the binary out with other IPs. For kicks say you want to OR counter out bits 0 and 2. If you have any suggestions or questions please let me know....Thanks Gus50310
  20. Hi I picked up the Basys3 and the locked version of Vivado Disign which has the the discription of... Expanded features are available through purchase of Design Edition. You can buy a Basys3-locked version of Vivado Design Edition for $10.00 when you add a Basys3 to your cart.....and does not say any thing about being active for a limited time but when I cashed in the voucher the Xilinx licensing site indicates it expires in a year. Is that correct? That would mean in a year to keep the analyzer tools would have to pay $3K to for the Design Edition. Will the purchasers of the locked version be able renew the locked Design Edition after a year? Thanks Gus50310
  21. Can't Program Zybo

    I'm new to FPGA work, but I think there is something wrong with the Zybo board I just received. Vivado tells me there are no debug cores. When I try to program it it says the debug core was not detected. I'm using the same project I used to program a different Zybo board, so I don't think it's the project configuration. I searched on the Vivado forum, and all I found was that this will happen if the JTAG clock frequency is less than the ILA clock frequency. I have no idea what that means. Vivado suggested I manually launch hw_server with some parameters specified. I tried that, but I still have the same issue. Can anyone here tell me how to get my board running? Or is this thing just broke?
  22. Basys3 Not recognized by Hardware manager

    When I try to program my board after I generated the .bit/.bin files, i get the following error [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]Check to make sure the cable targets connected to this machine are properly connectedand powered up, then use the disconnect_hw_server and connect_hw_server commandsto re-register the hardware targets.it says no hardware exists on the server, even though my board is plugged in with the mode jumper in the JTAG position. I also tried reinstalling Vivado to make sure the cable drivers were installed.
  23. I am not really sure if this is the correct forum or not for this question. I purchased a Zybo board and am trying the Vivado tutorials linked udner the digilent classroom site. Specifically, I am trying to do the Embedded System Design Flow on Zynq using Vivado lab2 error using the Zybo board and Vivado 2014.2 webpack. When synthesizing the design it says synthesis completed sucessfully but with 16 errors. All of them are a variation of: [Runs 36-287] File does not exist or is not accessible:'c:/Users/David/Desktop/Tutorial_Projects/Xilinx_University_Projects/Embedded_System/lab2/lab2_try1/lab2_try1.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_local_params.v' I looked for the folder and there is no /processing_system7_bfm_v2_0/ folder under xilinx.com in the directory. There is a folder for the processing_system7_v5_4 . I am not sure why the processing_system7_bfm_v2_0 folder wouldnt have been created. I would greatly appreciate any guidance or help. Thanks, Dave
  24. ZYBO Board w/ XADC

    I was wondering if anyone had experience with the ZYBO board getting the XADC interface to work properly. I have the following diagram in Vivado 2014.4: <Vivado2014_4_Diagram.JPG> The associated XADC wizard settings are as follows: <XADC_Wizard1.JPG> <XADC_Wizard2.JPG> This lets me get the temperature from the XADC, but I am getting 'weird' values for XADC pairs 0-3 (which are hardwired to the XADC PMOD connector on the ZYBO); there doesn't appear to be a dependence on temperature though... here is AUX0, for example: <TempVsAUX0.JPG> In relation to VpVn (VpVn - AUXn) I observe for all 4 AUX channels: <WpWn_Minus_AUX.JPG> I'm not quite sure why AUX1 always agrees with VpVn, especially because they are sampled at different places in the C code... My source is as follows (null checks, comments, etc. removed for brevity): <XADC_Source.JPG> So, a few questions... 1) What is going on with the above? Anyone have any thoughts? 2) I didn't set up anything in the constraints (XDC) file for the XADC pins because I believe they are hardwired (and I get critical warnings when I do)... is this correct? 3) Are these the only four XADC inputs possible for the ZYBO (N/P pairs)? The wiring diagram seems to indicate this is the case... if it is, does anyone have a suggestion for an external ADC? Something well documented would be preferred.
  25. Zybo Board Definition For Vivado?

    I noticed that Step 5 of the Digilent Wiki post, "Getting Started with Zybo" (https://reference.digilentinc.com/zybo:gsg) shows a screenshot with Zybo listed as one of the available boards when creating a new Vivado project. What do I need to do to get the Zybo board to appear in the list of boards?