Search the Community
Showing results for tags 'soc'.
Found 3 results
Hey everybody, new guy on the forums. I bought some Zynq-7000 based boards for my team and decided to go ahead and sign up and maybe learn some new stuff from you guys. I've been in electronics design since 92, working in all sorts of fields (military, commercial, automotive, avionics, academia) for some big companies (Boeing, Motorola, Philips Semiconductor) and some small companies (Nichols Research, Elesys, Universal Avionics) doing all sorts of fun things. Not really doing a lot of design right now, but I manage a team of guys doing a lot of design. We are mainly the ASIC/FPGA group at my company, designing logic for avionics systems, and doing DO-254 based validation and verification trying to keep the FAA & EASA happy. I do like to fiddle around with some home/hobby projects from time-to-time, though. Right now I'm working on a robust temperature probe for my grill that'll be able to withstand all the abuse I can give it and still send messages to my phone about the status of my pork butt I'm smoking. I'm also working out the conceptual design of a fermentation monitor that'll keep track of specific gravity and let me know when my beer is ready and what it thinks the ABV is. Anybody working on topics like these please reach out and let's compare notes!
1.What is the exact difference between the board and the platform? 2.Are there usable platforms without SoC or any processor on them? 3. How can be the boards connected to each other?
Takeways: 1. Maximize the usage of the Xilinx Zynq 7000 resources 2. Understand the nuances and internal workings of the Xilinx Zynq 7000 3. Trade-off performance vs. energy consumption Complexity of systems implemented using FPGA's are exponentially growing in a rapid pace. As a result of it most of the common design issues that a designer come across with ASIC SoC are becoming relevant with FPGA as well. If we consider Xilinx Zynq 7000 Programmable SoC, there is considerable processing power on the compute side. A simple migration is insufficient to achieve the same performance as discrete chips and also achieving performance and implementation benefits of such a complex FPGA would be very less. Estimating or identification of system performance and crucial bottlenecks much before writing RTL not just reduces the development time but also increases the Quality of Results. During this event we will be talking about how performance analysis and architecture exploration of a Zynq 7000 based System in the early stage of system development ensures that the right FPGA platform is selected and achieves optimal partitioning of the application onto the fabric. To Register, Click here