Search the Community

Showing results for tags 'jtag'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Scopes & Instruments
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 85 results

  1. Hi , I have a question with the PMOD . I am using ZYNQ 706 board PMOD ports to connect to my fabric (PL) . I have pin locs in place for the PMOD which is connected to the JTAG singals of the ARC processor. I have attached the board setup. djtgcfg enum. Device: JtagHs2 Product Name: Digilent JTAG-HS2 User Name: JtagHs2 Serial Number: 210249A05F4C Before programming the bit file even with the board turned off. djtgcfg init -d JtagHs2. [piyerlab1]$ djtgcfg init -d JtagHs2 Initializing scan chain... Found 0 device(s): When i turn on the board without bit file. [piyerlab1 ~]$ djtgcfg init -d JtagHs2 --verbose Initializing scan chain... ERROR: failed to initialize scan chain Received error: init failed Again With board turned on and bit file programmed , [piyerlab1]$ djtgcfg init -d JtagHs2 Initializing scan chain... Found 0 device(s): I don't know how debug this. I don't know why my arc jtag chain is not detected. I am connected to the PMOD J58 of the ZYNQ 706 board. This PMOD pin is connected to my ARC processor JTAG pins. Please advice how to debug. Regards, Prashanth
  2. Hi All, I am trying to install digilent driver for the digilent hs2 cable which i have. I want to install the driver on 64 bit red hat machine. I have metaware software which is 32 bit executable. does that mean i should install 32 bit version of digilent cable driver? metaware complains it not finding shared libraries in the runtime. I downloaded the 32 bit version and installed them but still it didn't find those shared libraries. I eventually added these shared libraries to the LD_LIBRARY_PATH to the 32 bit shared library. This is the guide i followed to install and go to downloading and installing digilent driver section. I also installed the digilent utility drivers to test if my jtag device is connected. It says no device. lsusb finds the FTDI chip. How can i make sure i have drivers installed correctly and i have jtag connected? other end of the cable is connected to the FPGA PMOD pins which inturn is connected to the 4 wire jtag pins of ARC processor. Thanks, Prashanth
  3. Hello, I have a Zybo Zynq 7000 board and I would like to know if any of the following debuggers can be used with this board. BusBlaster PICkit 3 MPLAB ICD 3 MPLAB REAL ICE Thanks in advance.
  4. Hi there, I've just started with CPLD design, using the Digilent Coolrunner II CPLD starter board (Rev. 3.0) and successfully synthesized my code with the Xilinx ISE development software. I would now like to integrate a Cmod breadboardable CPLD module into one of my projects. I don't own a programming cable/adapter, so I was wondering if I could use the Starter Board as a programmer via its JTAG interface. Looking at the schematic, I could not find a way to connect a JTAG daisy chain with another external CPLD, because the JTAG signals are all connected in parallel. Would it be possible to simply not power the CPLD on the Starter Board (detatching JP2) and connect the external CPLD to the JTAG pins? Best regards Stefan
  5. Hello everyone... I'm new to this world and I bought a Basys2 a couple of years ago to use in my graduation. But I have never used it again since that time! Now I'm interested in discovering this world a bit more and the JTAG interface! Is it possible to write programs and load them into the FPGA board without having the ISE software?
  6. A customer has asked the following question. Can someone help? "I am designing my own boards and I need a programming that I can plug into a header. I am targeting Coolrunner II XC2C64A CPLDS. What cable would you recommend?"
  7. greg751


    HI everybody, Did anybody suceed to program CMOD S6 thanks to the JTAG header ? I'm trying desperatly to initiate the JTAG chain without any success ! With I used the USB connexion, it works perfectly. I wanted to try the platform cable USB from Xilinx to configure the FPGA like shown on the following picture : I got the following error : There is something that "puzzles" me in the CMOD S6's schematic... I put the parts of the schematic concerned by my interrogations in the attached file (PDF). I noticed that there are physical links between J4 header, IC3A (Atmel) and IC5A (FPGA) for the following signals : TDI-FPGA TDO-FPGA TCK BUT regarding the TMS signal, there is a physical connexion only between the IC3A (Atmel) and the IC5A (FPGA). On the J4 header, the signal that should be TMS, is called ISP-Reset. This signal is kept at 3.3V thanks a pull-up resistor and goes into the IC3D. I used an oscilloscope to observe the TMS signal (during the Initalization JTAG chain phase) on IC5A (FPGA) in two different cases : 1°) by using the on board USB => the TMS signal changed 2°) by using the paltform Cable USB 2 => the ISP-reset signal changed BUT the TMS signal did not change... In both the cases TDI-FPGA, TDO-FPGA and TCK changed This could (maybe) explain why it is not possible to configure the FPGA directly by the JTAG header... Does anyone have an explanation about this issue ? Thanks a lot, Kind regards, Greg. cmods6_Partial_Sch.pdf
  8. alex.watson

    JTAG HS3 Header

    I need to select a header to which the JTAG HS3 cable can connect. I don't see a one that is specifically made for the HS3, so I'm just looking for a header with a 2mm pitch, 14 pins total, and 2 rows. Is there any mechanical information available for the HS3? I plan to use a right-angle header, so I need to be sure that there's enough clearance for the connector.
  9. Hi, I'm having a problem programming di EEPROM of the FT2232HQ on my Digilent CMOD A7 35T board with FT_PROG, I hope someone can help. I wanted to change the hardware and the drivers of the A port to UART and VCP respectivly. After that, noticing that I couldn't program the FPGA with Vivado anymore, I re-programmed the FTDI with FT_PROG to its initial state (port A with 245FIFO hardware and D2XX Direct drivers), but I'm still not able to program the FPGA with Vivado because it seems to not recognize any hardware target. It seems that the FTDI is not able to connect to and to control the JTAG circuitry anymore. I must say that first of all I also created a template of the EEPROM in order to have a stable state to which return in any case.Isn't there a way to program the FTDI to its inital (factory) state?
  10. Hi, I have just received a CMOS S6 evaluation board (410-282P-KIT). Before I program it with my development code I wanted to verify my setup is working Ok. I am using Xilinx 14.7 on a Windows 7 PC. I have loaded iMPACT and successfully initialised the scan chain. I assigned the demo bit file to the FPGA and the demo mcs file to the flash device. When I ask it to iMPACT to verify the contents of the flash memory it fails at address 0. The iMPACT console output is displayed below. INFO:iMPACT - Current time: 11/07/2016 13:18:16 PROGRESS_START - Starting Operation. Maximum TCK operating frequency for this device chain: 25000000. Validating chain... Boundary-scan chain validated successfully. '1': IDCODE is '012018' (in hex). '1': ID Check passed. '1': IDCODE is '012018' (in hex). '1': ID Check passed. '1': Reading device contents... Failed at address, 0 '1': Verification Terminated PROGRESS_END - End Operation. Elapsed time = 1 sec. Is it possible to verify the PROM contents and if so what am I doing wrong? Regards, Stewart.
  11. Hi, Is it possible to program the JTAG-USB cable directly via the FTDI D2XX library, bypassing the Adept DJTG library? It seems to be possible to identify the device after a call to FT_SetVIDPID, but FT_OpenEx always seems to return FT_DEVICE_NOT_OPENED. Is another step needed first? Or is the source code for the Adept SDK libs available? Thanks, Jon
  12. Hi all, I wondered if anyone could help. I'm trying to program up the Arty board on Ubuntu 14.04 running in a virtualbox on Windows 10. I can get the board to program up through Windows directly, but not via the Ubuntu virtual machine. I get the following debug info: May 15 18:36:36 simon-VirtualBox kernel: [10042.685578] usb 1-1: new high-speed USB device number 11 using ehci-pci May 15 18:36:37 simon-VirtualBox kernel: [10043.014001] usb 1-1: New USB device found, idVendor=0403, idProduct=6010 May 15 18:36:37 simon-VirtualBox kernel: [10043.014005] usb 1-1: New USB device strings: Mfr=1, Product=2, SerialNumber=3 May 15 18:36:37 simon-VirtualBox kernel: [10043.014007] usb 1-1: Product: Digilent USB Device May 15 18:36:37 simon-VirtualBox kernel: [10043.014009] usb 1-1: Manufacturer: Digilent May 15 18:36:37 simon-VirtualBox kernel: [10043.014011] usb 1-1: SerialNumber: 210319789722 May 15 18:36:37 simon-VirtualBox kernel: [10043.021237] ftdi_sio 1-1:1.0: FTDI USB Serial Device converter detected May 15 18:36:37 simon-VirtualBox kernel: [10043.021267] usb 1-1: Detected FT2232H May 15 18:36:37 simon-VirtualBox kernel: [10043.026035] usb 1-1: FTDI USB Serial Device converter now attached to ttyUSB0 May 15 18:36:37 simon-VirtualBox kernel: [10043.031707] ftdi_sio 1-1:1.1: FTDI USB Serial Device converter detected May 15 18:36:37 simon-VirtualBox kernel: [10043.031807] usb 1-1: Detected FT2232H May 15 18:36:37 simon-VirtualBox kernel: [10043.037573] usb 1-1: FTDI USB Serial Device converter now attached to ttyUSB1 May 15 18:36:37 simon-VirtualBox mtp-probe: checking bus 1, device 11: "/sys/devices/pci0000:00/0000:00:0b.0/usb1/1-1" May 15 18:36:37 simon-VirtualBox mtp-probe: bus: 1, device: 11 was not an MTP device but try as I might - I can't get the hardware manager to pick up the JTAG. I'm wondering if it something to do with the last eror? Any help would be greatly appreciated. Many thanks, Simon
  13. Has anybody used one of the USB over CAT5/6 extenders with a Digilent JTAG programming cable? Something like this: We're trying to program devices that are either in different rooms or across the room from the programming computer. The main concern is that USB may not be able to supply enough power for both adapters and the JTAG device. Thanks, Will
  14. Hi. cant program xcf04s with jtag-hs1 rev.a, adept says: ===== Digilent Adept ===== Adept System Rev 2.7 Adept Runtime Rev 2.16 Adept Application Rev 2.4.2 Copyright © 2010 Loading board information... Warning: Could not find specific board information Initializing Scan Chain... Default information loaded. Found device ID: d5c66093 Initialization Complete. Device 1: UNKNOWN cpld unknown. but the same cable works alright with xcf02s. also jtag-usb works ok with this xcf04s
  15. Hi all, I want to know the detail dimension of JTAG-USB cable connector header pin. I know this is very common header pin connector, but I want to understand its pin length and width to ensure the connection. Does anyone know about this? Thank you!
  16. imaviet

    JTAG SMT1 vs. SMT2

    Hello, I am looking to replace the JTAG SMT1 programming module on a VC701 evaluation board with a Virtex 7 FPGA due to a bad micro USB connector. The JTAG SMT1 module is not in stock anymore, and I was wondering if JTAG SMT2 would be compatible with the eval board I am using. The difference between the two modules are SMT2 has GPIO. The rest of the JTAG port connections are identical. Since I will not be using the GPIO, is it ok to leave these pins floating? Thank you for your help. VC701 JTAG SMT1 Module,395,923&Prod=JTAG-SMT1 JTAG SMT2 Module,395,1053&Prod=JTAG-SMT2
  17. When I updated the FTDI VCP drivers( ,win7 X64 2.12.10), the ARTY onboard JTAG disappeared. And there are two USB-TO-COM on my computer. See attachment, please. Any suggestions?
  18. Hi, I went to my college laboratory supervisor and asked if they had a JTAG programmer I could check out. He said, "yeah but there's a catch..." and the catch turned out to be twofold: one, sure I can have them if I don't mind please keeping them and two, they're parallel port. It turns out that JTAG hasn't been used for teaching computer engineering at my college for about two years, now. There is a giant pile of parallel-port JTAG programmers from Digilent sitting around, and I was given three of them to take home. I'm sitting here wondering how effective these will be if I patch them through a USB-parallel dongle. I would either need to set up a false parallel port mapped to the USB somehow, or would have to use software that expects me to try something like the dongle. Any solutions out there already existing?
  19. Hello I have a problem with AES-XLX-V5LX-EVL110-G when I implement of following examples V5LX Evaluation Boot Loader Example Design V5LX Evaluation Interrupt Example Design V5LX Evaluation Xilinx Micro Kernel (XMK) Example Design V5LX Evaluation lwIP Web Server Example Design V5LX Evaluation System ACE Module Example Design in part of programming fpga for Jtag, i have folloguin error: Creating backup of last automatically saved project to 'C:\Xilinx\14.3\ISE_DS\ISE\auto_project_1.ipf'. Enumerating cables. Please wait. Connecting to cable (Usb Port - USB21). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. ======================================================= Found cable - > ESN device is not available for this cable. No ESN. ======================================================= Connecting to cable (Usb Port - USB22). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. ERROR:iMPACT - Cable not found, ESN: 00000000000000 INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '1': Added Device unknown successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '2': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT - Failed to open file: -- File ? --, replace with 'bypass'. INFO:iMPACT:501 - '3': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- Active mode is BS Loading collection Untitled. Design rev0 Version 0. Design rev1 Version 1. Project: 'C:\Xilinx\14.3\ISE_DS\ISE\auto_project.ipf' loaded. GUI --- Auto connect to cable... INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.3 INFO:iMPACT - Digilent Plugin: no JTAG device was found. AutoDetecting cable. Please wait. *** WARNING ***: When port is set to auto detect mode, cable speed is set to default 6 MHz regardless of explicit arguments supplied for setting the baud rates PROGRESS_START - Starting Operation. Connecting to cable (Usb Port - USB21). Checking cable driver. Driver file xusb_emb.sys found. Driver version: src=1029, dest=1029. Driver windrvr6.sys version = WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS 14:14:44, version = 1021. Cable PID = 0008. Max current requested during enumeration is 74 mA. Type = 0x0004. Cable Type = 3, Revision = 0. Setting cable speed to 6 MHz. Cable connection established. Firmware version = 1303. File version of C:/Xilinx/14.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303. Firmware hex file version = 1303. PLD file version = 0012h. PLD version = 0012h. PROGRESS_END - End Operation. Elapsed time = 1 sec. Type = 0x0004. ESN device is not available for this cable. Attempting to identify devices in the boundary-scan chain configuration... INFO:iMPACT - Current time: 22/09/2015 10:34:18 PROGRESS_START - Starting Operation. ---------------------------------------------------------------------- ---------------------------------------------------------------------- ---------------------------------------------------------------------- ---------------------------------------------------------------------- Identifying chain contents...INFO:iMPACT:1588 - '0':The part does not appear to be Xilinx Part. '0': : Manufacturer's ID =Unknown , Version : 10 INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- '1': : Manufacturer's ID = Unknown INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- INFO:iMPACT:1588 - '2':The part does not appear to be Xilinx Part. '2': : Manufacturer's ID =Unknown , Version : 15 INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- done. PROGRESS_END - End Operation. Elapsed time = 0 sec. I use this programmer,395,716&Prod=XUP-USB-JTAG can you help me? thanks Leo
  20. I currently have an Atmel ATMEGA644A microcontroller on a custom made PCB, and I need to figure out how to program it. I didn't know if the cable sold ( was enough to program the board on its own, or if I needed a USB to JTAG adapter as well. Could someone please shed some light on this?
  21. j.kellerNPE

    SMT2 Replacement

    Hi, I saw on a different thread ( that the SMT2 can serve as a drop-in replacement for the SMT1 as long as the GPIO pins are left floating. I have here a KC-705 development board ( with a broken SMT1 on it. Is the SMT2 footprint-compatible as well? Thanks, Jon
  22. I am defeated. I am trying to install the Digilent drivers for JTAG and Serial Port on a Windows 7 system (the product is the Synopsys ARC EM Starter Kit). The USB Serial Port driver (Serial Converter B ) installs correctly and I can get output on Putty. Originally, the Serial Converter A driver installed as a VCP (Serial port driver), and I could not get it to install as anything else. In this configuration, the Adept program recognized the starter kit board as a Digilent device, but the Metaware IDE configured for the JTAG debugger could not find it. I rooted around and found that I could force the driver for Serial Converter A to be the Digilent JTAG Cable driver by specifying my own driver and choosing from the list of alternate drivers (I chose the Digilent JTAG Cable driver). Windows complains that the Digilent JTAG cable driver may not work (!) but I load it anyway. It may be right, because this doesn't fix anything, except that now the Adept program does not detect any devices. HELP! Regards, Lee
  23. Hi, I use JTAG HS2 with Synopsys Metaware for ARC debugging. I can download the information successfully. However, the speed is very slow. The download speed is about 1KB/s. I checked the protocol with logic analyzer and found the root cause is that the gap between IR and DR is about 1ms. One DWORD takes IR-DR-IR-DR. Was the gap caused by HS2 HW, driver or software? Thanks!
  24. Jnadin

    Jtag HS3

    Hi All, I am having issues using the JTAG HS3 with my PCB that uses zynq 7020 chip. I have tried using it with zc702 and zedboard and these seems to work however plugging the device into my board the device is not found. I am guess there is something I have missed when designing the board. I have the lines pulled high to 3V3 which then go to the FPGA. Is there any thing else I need to consider for the PCB to work with this device? was anyone able to design a board that had this JTAG working? Kind Regards, J. Nadin
  25. Hi all I'm still using a Spartan3e starter kit for various issues (it's aged but still very usefull). For my current project i need to program the Spartan using an external uP that i want to connect to the connector for extended JTag (J28). Now i become unsecure how this should work. The s3e1600 board provides an integrated JTag programmer. Unfortunally it is not documented in the schematic's since it is an Xilinx proprietary design. Moreover J28 does not provide anything like the PGND signal, found i.e. at the Xilinx platform cable USB II. Hence the S3e1600 board can't detect a connected JTag adapter. I ask myself if this cause any problems when i now use a second (!) JTAG master (via J28) to drive the JTag chain. If i interpret the given schematics correct then i would assume that the integrated JTag controller would be in parallel to J28 (but as i said: this is not documented) which would be asking for trouble . Can anyone provide some help for this ? Thanks in advance Regards AHz