Search the Community

Showing results for tags '[email protected]'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • Add-on Boards
    • Test and Measurement
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions


  • Community Calendar

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 10 results

  1. I am trying to implement my pmod mic3 on Basys3 board. My code seems true but I couldn't read any data. I mentioned my code in below. There are 3 modules: SPI_master, SPI_master_withCS, mic3 SPI_Master.vhd ------------------------------------------------------------------------------/ -- Description: SPI (Serial Peripheral Interface) Master -- Creates master based on input configuration. -- Sends a byte one bit at a time on MOSI -- Will also receive byte data one bit at a time on MISO. -- Any data on input byte
  2. Hi I designed a project in the Xilinx blocks then convert it to Vivado 2017.4 as IP, The problem is, i cant make synchronization between TX and RX by using the two FPGA Nexys4 DDR, Can I use the USB-UART Bridge (J6) to solve this problem? Note that neither microblaze nor the axi is used
  3. Hi Is it possible to implement DVFS technique on FPGA board (i have zybo zynq-7000).
  4. Mukul

    Data compression

    I'm working on Data compression so studying different code techniques such as follows to implement on zybo board Golomb coding special case Rice code compression Huffman code Arithmetic code And finally Dynamic Markov compression I selected DMC because it is dynamic in nature and work well with sensor (as input).Here is the problem that i don't know exactly markov compression is good for this or not. Also when i study the DMC it's algorithm is similar to sequence detector (so are they same?). Secondly in video processing/image processing or in general w
  5. FR

    Passing FFT result to DDS

    Dear All - I successfully implemented FFT after help and guidance ( ) .Now i want to pass the detected frequency to DDS ( My goal is to re-generate the detected frequency (FFT bin ) using DDS ) . So i need your guidance. CORDIC IP core can be use ? or some thing else you suggested. BR FRK
  6. I had inserted FFT core in a design after FIFO .at the output i am expecting a frequency bin on certain index but i am not getting the result.FFT core is working on 100mhz clock . Following steps i had implemented . - For FIFO to be work on 100 MHz, I verified this by sending the captured data to MATLAB and analyze DATA over there. So I received data correctly. - I inserted FFT core after ADC_FIFO in the reference design. That FIFO working correctly on 100MHz clock. But I didn’t get the correct DATA from the core. For verifying FFT core settings,
  7. Hi, I am working on a project in which i am using Pmod Bt2. Once i have connected Pmod BT2 with Arduino and give it 5 voltage and ground then after few minutes Pmod BT2 turn off and Now it's not turning on. What is the problem with it ? Is it burn due to 5 voltage or what happened with it? Regards, AQ
  8. hello how to give external input of recorded voice(be it like a songs or something else but should be recorded one) to zedboard to the xadc auxiliary pins for performing FFT on it do let me know.Previously my task was to give sine wave input to the xadc header through the frequency and signal generator and perform the FFT on it to generate the spectrum of sine wave below has the attachment of generating a sine wave spectrum on zedboard now instead of sine wave i should give some recorded voice as input to the xadc header .I could not find what could be an instrument and the type of cables and
  9. how pipelined FFT is working from the xilinx FFT pdf if input data is loading and unloading data in memory then how stage1 radix-2 FFT is fed to stage-2 radix-2 FFT and where latency is stored ?how it is working?Do let me know as it is not much briefly explained in xilinx FFT pdf. in page:42 block diagram of pipelined streaming i/o as there is not much description about it do let me kow the working of each blocks of it.
  10. hello, iam trying to capture the xadc output in vivado through ILA logic analyzer core and then wanted to send that output to the input of fft please do let me know how to capture the xadc signals in the ILA core The below is my design in vivado please do let me know im very new to vivado fft.rar