SpainFPGAGuy

Members
  • Content Count

    5
  • Joined

  • Last visited

About SpainFPGAGuy

  • Rank
    Newbie

Contact Methods

  • Website URL
    https://vhdl.es

Profile Information

  • Location
    London

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Hi, @Ciprian Thank you very much for your answer. I tried the bitstream and I send a video of what happened. All the channels have almost the same value and when I increase the input all inputs increases at the same time. https://youtu.be/bzjU2mgZTnM Thank you
  2. Thank you very much for your answer. It is true I am reconfiguring it, I moved the code outside the loop. However the reads are done in this loop, so Ishould not miss samples. for(int i=0;i<NUMBER_OF_SAMPLES;i++){ XSysMon_GetStatus(SysMonInstPtr); while ((XSysMon_GetStatus(SysMonInstPtr) & XSM_SR_EOC_MASK) != XSM_SR_EOC_MASK); *(sample+i) = XSysMon_GetAdcData(SysMonInstPtr, XSM_CH_AUX_MIN+channel); } The main problem is that it works for aux_channel 3, like you can see in the capture, but fails in all the other channels. Regards
  3. Here you can find a tutorial for nexys4 and microblaze. It is in spanish, but you can enable english subtitles. https://vhdl.es/tutorial-microblaze/
  4. Hello, I am facing a problem I don't understand. Probably I am miss-configuring something, but I don't find what. I am using XADC of the Nexys4 board through the PMOD connector. The design is a Microblaze with the XADC connected and a external memory to store the samples. The XADC is configured on single channel, and feed with a waveform generator sending a sine wave of 1 KHz. When I use the first pair of inputs, of the PMOD connector, Vaux3 in the board I get a perfect sinwave in the output. When I use any other XADC channel I get this a distortioned input. I use the
  5. Hi all, I am a spanish university professor working for many years teaching VHDL and FPGA design. We worked with several versions of Digilent Boards these years, now we use the Nexys4 for teach digital design in Computer Engineering grade. It is a pleasure to be here and learn from lots of FPGA enthusiasts. Regards