huytergan

Members
  • Content Count

    4
  • Joined

  • Last visited

Posts posted by huytergan

  1. 6 hours ago, hamster said:

    Hi again,

    Changed the XDC file, and to run it on a board - it didn't work for me either.

    There are a few synthesis issues that need to be addressed (both of which were pointed out as warning in the logs, BTW):

    1. input needs to be added on this process's sensitivity list:

             process(present_state,data,clk,rst,start, input)

    2. The major problem - you are updating count and index_reg inside the async process:

                    count:=count+1;

    and 

                    index:=index+1;

    You can't do this, as conceptually the process is "run" each time any of the input signals change state. If you want to work with the similar structure you need to assign count_next and index_next inside the async process, then assign them to count and index in the clocked one.

    Oh, and another tiny issue - if you want to do something every 10400 cycles, you need to count from 0 to 10399.

    Hi again, It's official now that is working on-board as well:D Thanks! But I don't get it why I needed count_next and index_next signals despite variable count and index. 

  2. 6 hours ago, hamster said:

    Hi again,

    Changed the XDC file, and to run it on a board - it didn't work for me either.

    There are a few synthesis issues that need to be addressed (both of which were pointed out as warning in the logs, BTW):

    1. input needs to be added on this process's sensitivity list:

             process(present_state,data,clk,rst,start, input)

    2. The major problem - you are updating count and index_reg inside the async process:

                    count:=count+1;

    and 

                    index:=index+1;

    You can't do this, as conceptually the process is "run" each time any of the input signals change state. If you want to work with the similar structure you need to assign count_next and index_next inside the async process, then assign them to count and index in the clocked one.

    Oh, and another tiny issue - if you want to do something every 10400 cycles, you need to count from 0 to 10399.

    Hi, Thanks for your interest, yes I realized that I did let them increase in first process which shouldn't have been. I deleted both count&index increment over there. Working well inside of simulation. But still nothing on-board. I share my testbench code with you, take a look please.

     

    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    
    entity rs232omo_tb is
    --  Port ( );
    end rs232omo_tb;
    
    architecture Behavioral of rs232omo_tb is
    
    signal clk :  std_logic;
    signal rst :  std_logic;
    signal start :  std_logic;
    signal input :  std_logic_vector(7 downto 0);
    signal done :  std_logic;
    signal output :  std_logic;
    signal showstates : std_logic_vector(3 downto 0);
    
    component rs232_omo is
    port(
    clk : in std_logic;
    rst : in std_logic;
    start : in std_logic;
    input : in std_logic_vector(7 downto 0);
    done : out std_logic;
    output : out std_logic;
    showstates: out std_logic_vector(3 downto 0)
    
    
    );
    end component;
    
    begin
    
    uut:rs232_omo port map(
    
    clk=>clk,
    rst=>rst,
    start=>start,
    done=>done,
    output=>output,
    input=>input,
    showstates=>showstates
    
    );
    
    input<="00001111";
    process
    begin
    rst<='1';
    start<='0';
    wait for 10 ns;
    rst<='0';
    start<='1';
    wait;
    
    end process;
    
    
    
    process
    begin
    if clk/='0' then
    clk<='0';
    else
    clk<='1';
    end if;
    wait for 10 ns;
    end process;
    
    end Behavioral;

     

    **What I wonder is that Do I need a button trigger to send my 'Input' data to PC? This is the thing I think -> whatever I set my switches as I like them to be, "Tera Term" terminal should show the input's equivalent. Am I thinking wrong here?

  3. I want to send 8 bit data from FPGA to PC, 9600 baudrate, 8 bit data, 1 start&stop bit, no parity. I did coded my Basys3 Fpga and connected to PC. By using Tera Term, wanted to see how it works out. But probably something big I'm missing out. I just wrote a transmitter code and somewhere I saw that some people used button&top modules too. Do I need them to see a 8-bit data's ASCII equivalent on my PC? How can I handle? 
     

    library ieee;
    use ieee.std_logic_1164.all;
    
    
    entity rs232_omo is
    generic(clk_max:integer:=10400); --for baudrate
                                          
    
    port(
    
    clk : in std_logic;
    rst : in std_logic;
    start : in std_logic;
    input : in std_logic_vector(7 downto 0);
    done : out std_logic;
    output : out std_logic;
    showstates: out std_logic_vector(3 downto 0)
    
    );
    end entity;
    
    architecture dataflow of rs232_omo is
    
    type states is (idle_state,start_state,send_state,stop_state);
    signal present_state,next_state : states;
    signal data,data_next : std_logic;
    
    
    begin
    
    
    process(clk,rst)
    variable count : integer range 0 to clk_max;
    variable index : integer range 0 to 10;
    begin
            
        if rst='1' then
            present_state<=idle_state;
            count:=0;
            data<='1';
            
            
        elsif rising_edge(clk) then
            
            present_state<=next_state;
            count:=count+1;
            index:=index+1;
            data<=data_next;
    
        end if;
    
    end process;
    
    process(present_state,data,clk,rst,start)
    variable count : integer range 0 to clk_max;
    variable index : integer range 0 to 10;
    begin
    
    done<='0';
    data_next<='1';
    
        case present_state is
        
            when idle_state =>
                showstates<="1000";
                data_next<='1';
                
                if start='1' and rst='0' then
                    count:=count+1;
                    if count=clk_max then
                        next_state<=start_state;
                        count:=0;
                    end if;    
                end if;
                
            when start_state =>
                showstates<="0100";
                data_next<='0';
               
                count:=count+1;
                if count=clk_max then
                    next_state<=send_state;
                    count:=0;
                end if;
            
            when send_state =>
                showstates<="0010";
                count:=count+1;
                data_next<=input(index);
                
                if count=clk_max then
                    if index=7 then
                        index:=0;
                        next_state<=stop_state;
                    else
                        index:=index+1;
                    end if;
                count:=0;
                end if;
    
            when stop_state =>
                showstates<="0001";
                count:=count+1;
                if count=clk_max then
                next_state<=idle_state;
                done<='1';
                count:=0;
                end if;
                
    end case;
    
    end process;
    output<=data;
    
    end architecture;

    Constraints:

    set_property PACKAGE_PIN V17 [get_ports {input[0]}]
    set_property PACKAGE_PIN V16 [get_ports {input[1]}]
    set_property PACKAGE_PIN W16 [get_ports {input[2]}]
    set_property PACKAGE_PIN W17 [get_ports {input[3]}]
    set_property PACKAGE_PIN W15 [get_ports {input[4]}]
    set_property PACKAGE_PIN V15 [get_ports {input[5]}]
    set_property PACKAGE_PIN V14 [get_ports {input[6]}]
    set_property PACKAGE_PIN W13 [get_ports {input[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {input[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {showstates[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {showstates[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {showstates[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {showstates[0]}]
    set_property PACKAGE_PIN L1 [get_ports {showstates[3]}]
    set_property PACKAGE_PIN P1 [get_ports {showstates[2]}]
    set_property PACKAGE_PIN N3 [get_ports {showstates[1]}]
    set_property PACKAGE_PIN P3 [get_ports {showstates[0]}]
    set_property PACKAGE_PIN W5 [get_ports clk]
    set_property IOSTANDARD LVCMOS33 [get_ports clk]
    set_property PACKAGE_PIN R2 [get_ports rst]
    set_property PACKAGE_PIN T1 [get_ports start]
    set_property IOSTANDARD LVCMOS33 [get_ports start]
    set_property IOSTANDARD LVCMOS33 [get_ports rst]
    set_property IOSTANDARD LVCMOS33 [get_ports done]
    set_property IOSTANDARD LVCMOS33 [get_ports output]
    
    set_property PACKAGE_PIN V3 [get_ports done]
    set_property PACKAGE_PIN V13 [get_ports output]

    My testbench simulation got attached. 

    And on-board, apparently I stuck with 'idle_state'. 

    For any kind of help, I thank y'all in advance.

     

     

    IMG_6039.JPG

    rs232.jpg

  4. I'm working on 2 servos actually, and couldn't adjust their speed,  using sg90 servo motors (1-2ms duty cycle, and 20ms refresh frequency). 4 states defined, firstly sweeping horizontal, secondly finding maximum ( as a voltage from pv), thirdly goes through vertical, finally finding maximum of vertical. It was supposed to be like that. After sweeping horizontal, it so quickly passes the part of finding maximum point. Can anyone please help me by taking a look on codes, i'd send the whole file via e-mail which cannot be attached here.