• Content Count

  • Joined

  • Last visited

About Billel

  • Rank
    Frequent Visitor

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Hi I'm following the Virtual Workshop "Integrating Arm Cortex-M soft CPU IP into FPGAs", and to accomplish the Lab I need the workbook. Unfortunately, the proposed link with the Labs is no longer available. Is there any possibility to get this workbook? Best regards
  2. Billel

    Microblaze sleep mode

    Hi, Is there a simple C code example for entering and exit sleep mode using FSL_Exists? Thanks in advance,
  3. Billel

    Microblaze sleep mode

    Hello How can I put the Microblaze in standby mode and reduce its power consumption? regards,
  4. Billel

    Cmod A7 programming

    Hi @JColvin, I think this what I m looking for. I will try it. Thank you. Thanks you xc6lx45 .
  5. Billel

    Cmod A7 programming

    Hello everyone I am working on a project based on Microblaze, which I want to implement later on an FPGA circuit of type CmodA7-35t. My objective is to make the PFGA work under an external power supply and not with USB. I am now looking to find a solution to program the FPGA in Quad SPI Flash mode. On the Digilent references I found the following example: My question is how I can do it from the SDK since the project includes BLOCK DESIGN in addition to a C application under SDK. I will b
  6. Hello I need exemple design on how to use the DDS compiler IP core with Zynq or Microblaze for the generation of sin and cos waveforms and how to use it in the SDK. can anybody share or guide me to serve this. Thank's
  7. Hi @jpeyron Thank you for your feedback. After searching i found this in the Help of Matlab by typing xlDoc at the command line to open the Xilinx System Generator help documentation. I try this for the Digilent Nexys A7 board and it work properly. best regards, Billel
  8. Hello Is there any possibility to add Digilent board like the new Nexys A7 or Basys3 in the vivado system generator for the hardware co-simulation? thank you.
  9. Thank you for every one What is astonished for me is why clk_out1<= clk; does not work. It is supposed to be the image of clk.
  10. Hi every body I’m working on project where I need to make the system clock externel, start with this simple project. I want to implement a selector between two clocks ( clk and clk1) to the output clk_out0, where clk is the system clock and clk1 is a simple signal that I emulated in this project using the sw1 of the nexys4 ddr fpga board. I use the sw0 of the board to switch between the two clocks. when I select the clk1 ,that comes from sw0, the clk_out0 works perfectly , Unfortunately, when I select the system clock I get a steady signal of 1.8 V , the clk_out1 ,which is s
  11. Hi Rana Are you using a Genesys 2 fpga board? If yes, are you using a Microblaze as a soft-core? I have done a current measurement on Genesys 2 FPGA but using a Microblaze.
  12. Hi Sam. thanks for replying, I have do it in the same way and it works.
  13. Hello I'm using the PMODAD1 ip core given by digilent and try to build a project using basys3 FPGA board. first i have create a simple 1 kHz sin wave with +/- 1V amplitude from Digilent Analog Descovery2 and use a PMODAD1 at 50 kHz sampling rate. when I read the integer value from the AD1 I got only the positive values, my question is: 1. Is the exemple given with the IP core is using 12-bits ADC? 2. What should I do to read a positive and negative value from the AD1? I'm using the c programme given as exemple withe PMODAD1 IP core. Thanks.
  14. Thanks again Jon. I will finished my design as you advice me, later I will upgrade to a new version of Vivado. Thank you.
  15. Hi Jon I'm sorry but do you mean that I have to make a copy of the "design_1_wrapper.bit" and rename it to "download.bit"? because I have search inside the project folders and there is only a design_1_wrapper.bit. Another question if you allow me, what is the source of this error? and if I add other blocks in my design, the previous solution still valid? Thank for your Time