vicvicvar

Members
  • Content Count

    8
  • Joined

  • Last visited

About vicvicvar

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Thanks attila, the more that I use the tool, the more i love it ! It will be useful to add USB protocol analyzer in the future! I'm having a trouble that I cannot see any output when I hit the Run button under the script Tab. My scope is under SDA but I cannot trigger to any signal. Two questions: Is hitting the Run button on the script tab enough for sending a trace? What voltage should I expect? 3.3 or 5V ? Again thanks !
  2. Is it also possible to send a I2C trace through the Analog Discovery?
  3. Dear forum I'm trying to log the activity on the I2C bus using my Analog Discovery 2 and the Logic Analyzer tool. I remember someone posted a script that will let you log all of the data. Can someone refer me to that post? Also, the specific protocol that I'm trying to decode is SVID (Serial voltage ID, Intel) that is based on I2C but with lower voltage threshold (0 to ~1V). I cannot find the option to change the threshold in Logic Analyzer. Within a script, could this be achieved? Thanks !
  4. Hello Attila, can you please send me installer? Can you also tell me when will the official Waveforms 2016 will be released and which cool features will have ! ? Thanks
  5. Thanks everyone , I will give it a try and submit a working code. Have a good one
  6. Thanks everyone for helping me with the clock. Your links are very helpful ! BTW Im trying to drive a VGA controller. Will you know of an example with the basys 3 board? Thanks ‚Äč
  7. Hello Forum , Its my first Post so I hope it helps everyone I have this code for generating a 25 Mhz clock having a 50 Mhz clock as main using the basys3 board. I use the LSB as the clock because it will goes 1/2 of the main clock of 50Mhz *//////////////////////* START OF CODE //Clock module clkdiv( input wire mclk , input wire clr , output wire clk25 ); reg [24:0] q; always @(posedge mclk or posedge clr) begin if(clr == 1) q <= 0; else q <= q+1; end assign clk25 = q[0]; endmodule *////////////////////////* END OF CODE So whenever I wan