greedyhao

Members
  • Content Count

    8
  • Joined

  • Last visited

About greedyhao

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Hi @jamey.hicks I had edited my question to post a screen of failing path. The error point to an IP called lms . But the IP core is provided by Zynq book.
  2. Hi @n3wbie, Thank you for you help. But setting clock group seems like not working.
  3. Hi @n3wbie, Thank you for your reply. I had looked through the link you offered. But I still don't know set which two clock into a group. Please forgive my poor knowledge of the fpga. Regards,
  4. Hi @jpeyron Thanks in advance. I'm sorry to reply so late because the time in China is time to sleep. Here is my block design:
  5. Hello, When I following The Zynq Book Tutorials(exercises 5b) , I met a error unfortunately. It says that 'Timing constraints are not met.'. I have no idea how to solve it. Could anybody do me a favor. timing_1.rpx ------ More detail shows below:
  6. Hi, @BogdanVanca I am extremely grateful to you for your help. I found that my GPIO interface incorrectly configured to btns 4bits. After I changed it to leds 4bits, it works fine. Regards, Hao
  7. Hello, I am new in zybo. I am using Vivado 2018.2. The platform is Ubuntu 18.04. I met a trouble when I following the Zynq Book Tutorials, the first exercise , step by step. The tutorial seemed to be fine before I launched the program on hardware(GDB). The LED didn't blink at all. I googled for a while, but no results Here is the picture of my board. The following is my SDK Log. 12:11:42 INFO : Connected to target on host '127.0.0.1' and port '3121'. 12:11:42 INFO : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279539437A" && level==0} -index 1' command is executed. 12:11:45 INFO : FPGA configured successfully with bitstream "/home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/first_zynq_system_wrapper.bit" 12:11:52 INFO : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279539437A" && level==0} -index 1' command is executed. 12:11:52 INFO : 'fpga -state' command is executed. 12:11:52 INFO : Connected to target on host '127.0.0.1' and port '3121'. 12:11:52 INFO : Jtag cable 'Digilent Zybo 210279539437A' is selected. 12:11:52 INFO : 'jtag frequency' command is executed. 12:11:52 INFO : Sourcing of '/home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/ps7_init.tcl' is done. 12:11:52 INFO : Context for 'APU' is selected. 12:11:52 INFO : Hardware design information is loaded from '/home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/system.hdf'. 12:11:52 INFO : 'configparams force-mem-access 1' command is executed. 12:11:52 INFO : Context for 'APU' is selected. 12:11:52 INFO : 'stop' command is executed. 12:11:52 INFO : 'ps7_init' command is executed. 12:11:52 INFO : 'ps7_post_config' command is executed. 12:11:52 INFO : Context for processor 'ps7_cortexa9_0' is selected. 12:11:52 INFO : Processor reset is completed for 'ps7_cortexa9_0'. 12:11:53 INFO : Context for processor 'ps7_cortexa9_0' is selected. 12:11:53 INFO : The application '/home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/LED_test/Debug/LED_test.elf' is downloaded to processor 'ps7_cortexa9_0'. 12:11:53 INFO : 'configparams force-mem-access 0' command is executed. 12:11:53 INFO : ----------------XSDB Script---------------- connect -url tcp:127.0.0.1:3121 source /home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/ps7_init.tcl targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279539437A"} -index 0 loadhw -hw /home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}] configparams force-mem-access 1 targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279539437A"} -index 0 stop ps7_init ps7_post_config targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279539437A"} -index 0 rst -processor targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279539437A"} -index 0 dow /home/greedyhao/LearningAndWorking/first_zynq_design/first_zynq_design.sdk/LED_test/Debug/LED_test.elf configparams force-mem-access 0 ----------------End of Script---------------- 12:11:53 INFO : Context for processor 'ps7_cortexa9_0' is selected. 12:11:53 INFO : 'con' command is executed. 12:11:53 INFO : ----------------XSDB Script (After Launch)---------------- targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279539437A"} -index 0 con ----------------End of Script---------------- 12:11:53 INFO : Disconnected from the channel tcfchan#13. I would very grateful if someone can help me get through this problem.