kampianakis

Members
  • Content Count

    6
  • Joined

  • Last visited

About kampianakis

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Thank you for the quick reply! I managed to get the source files, synthesize etc but I seem to have a problem with the cable drivers. Just a heads up, I have never downloaded anything to a CPLD so I am completely new to the process. I have some experience simulating VHDL but that's it. What I am doing is double-clicking on the "configure target device" button and a program called impact pops up. I add my device after I press the boundary scan and then I press Program. Then I get this: WARNING:iMPACT:923 - Can not find cable, check cable setup ! Which is expected since I go
  2. Hi everyone, I know that the CPLD starter board that features the XC2C256 is deprecated but can someone provide a few links with a "hello world" application? A blink LED or anything to get me started and at least check if I have my toolchain set up properly. Also, I am using xilinx ISE webpack but a few people have mentioned that vivaldo might be a better choice because xilinx doesn't support coolrunner anymore through webpack(?). I see the devices on the device list so I don't understand why I should use vivaldo. Thanks!
  3. Same questions here. Also, what is the memory of the Xilinx CoolRunner II CPLD if any and what is the fastest clock that I can drive it with? Thanks! Lefteris
  4. Hello Mike Thanks for your reply! So I have a few specification updates on my end. I just realized that it would be highly convenient for my application to have a programmable device that can retain its memory/functionality regardless even when it is rebooted. I know that FPGAs cannot do that, at least with a default setup. However, some USRPs from Ettus can store the FPGA binary file to some sort of non-volatile memory and retain the same functionality even after power-down. Do you know the configuration with which I can achieve such functionality?Since, at least initially I don't want to do
  5. Hello Alex Sorry for the late response and thank you for your reply. I just re-read my post and I have not made my self completely clear so I am going to give some more details about my project. I don't want to refresh my digital/hardware design skills. I have a very specific project in mind that is part of my deliverables as a PHD candidate in EE. This project regards the development of the emulator for a 16-QAM backscatter communication modulator that operates at 96Mbits/sec. The backscatter modulator is described here: https://www.dropbox.com/s/s22pjxfg4xy52oy/06193049.pdf?dl=0 What I want
  6. Hello everyone, I am interested in purchasing a simple developing board to develop (more or less) an RFID emulator. Basically the chip only has to drive an RF SPDT connected to one of its pins based on some logic that I will implement. Initially I will just just need to have some data (2-3 kB) saved in memory that I will encode using Hamming(16,10) and send it to the SPDT with a rate of 5Mbits/sec. I am fairly new to FPGA developmen and although I have written some VHDL (a simulation of the tomasulo algorithm, a simple ALU during my undergrad), I consider myself a complete newbie. Do you guy