Tim S.

Members
 View Profile  See their activity

  • Content Count

    63

  • Joined

  • Last visited

Community Reputation

7 Neutral

See reputation activity

About Tim S.

  • Rank
    Frequent Visitor

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Tim S. started following FPGA Colors Palette Tester, VHDL simulation of Accelerometer Tester, Vivado missing library error (libtinfo.so.5) and 2 others
  2. Tim S.
    Hi, I'd like to mention that I completed a first-draft of a VHDL test-bench / verification environment, for the Accelerometer Tester design previously announced. The VHDL test-bench is capable of executing with the free GHDL simulator on Linux or on Windows Subsystem for Linux. (The MSYS2 version of GHDL on Windows appears to crash.) Take a look. I created the beginning of models for the Pmod SSD (7SD), Pmod CLS, Pmod ACL2--according to my usage of them in my project. https://timothystotts.github.io/2021/01/08/vhdl-verification-of-fpga-serial-acl-tester-1-with-open-source-tools.html
  3. Tim S.
    The 2020.2 release notes point to the following Xilinx Answer Record: https://www.xilinx.com/support/answers/66184.html
  4. Tim S.
    The software driver Makefile for this module was updated to work with Vitis 2020.2 . See: https://github.com/timothystotts/vivado-library/branches branch zybo-z7-20-vivado-2020.2 or arty-a7-100-vivado-2020.2 Regards, Tim S.
  5. Tim S.
    The source code and document for this project were updated from using Xilinx Vivado/SDK 2019.1 to Xilinx Vivado/Vitis 2020.2 .
  6. Tim S.
    The source code and document for this project were updated from using Xilinx Vivado/SDK 2019.1 to Xilinx Vivado/Vitis 2020.2 .
  7. Tim S.
    @flyingfork, The Release Notes document for each edition of Vivado / Vitis contains a section on System Requirements and System Prerequisits. The x86_64 and i386 libraries requiried for executing the DocNav and the toolchain are listed. It requires you to set a second dpkg architecture (i386) and install both x86_64 and i386 binaries of QT, GTK, and multiple others. I recommend following Xilinx's guidelines so that you don't have unexplained failures. Regards, Tim S.
  8. Tim S.
    The Accelerometer Tester to execute on Zybo Z7 was updated from Vivado/SDK 2019.1 to Vivado/Vitis 2020.2 .
  9. Tim S.
    This project was upgraded to Vivado/Vitis 2020.2 .
  10. Tim S.
    This project was upgraded to Vivado/Vitis 2020.2 .
  11. Tim S.
    This project was upgraded to Vivado/Vitis 2020.2 .
  12. Tim S.
    This project was release for Vivado/SDK 2019.1, and then upgraded to Vivado/Vitis 2020.2 .
  13.    JColvin reacted to a post in a topic: FPGA IIC HYGRO tester: IPI-BD on Zybo-Z7
  14.    JColvin reacted to a post in a topic: FPGA IIC HYGRO tester: IPI-BD and Verilog
  15. Tim S.
    Hi to the community. I have posted on GitHub an APSoC design that polls the Pmod HYGRO via IIC and displays the sensor readings on the Pmod CLS. https://timothystotts.github.io/2020/09/14/hygro-sensor-readings-tester-on-zybo-z7.html Regards, Tim S.
  16. Tim S.
    Hi to the community. I have posted on GitHub a FPGA design that polls the Pmod HYGRO via IIC and displays the sensor readings on the Pmod CLS. https://timothystotts.github.io/2020/09/12/hygro-sensor-readings-tester-on-arty-a7.html Regards, Tim S.
  17.    [email protected] reacted to a post in a topic: FPGA Colors Palette Tester
  18. Tim S.
    Today I authored a brief post to introduce a simple FPGA design that I shared on GitHub. The design inputs a 24-bit color palette value from a keypad; and then that color value is mixed on a discrete RGB LED as well as text on a small display. https://timothystotts.github.io/2020/08/31/colors-palette-tester-on-arty-a7.html Regards, Tim S.
  19. Tim S.
    @JonK, I still recommend checking the file system for errors. I have seen NTFS file systems require a check and repair after adding and removing thousands of tiny files. Regards, Tim S.