• Content Count

  • Joined

  • Last visited

About Juan

  • Rank

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Juan

    Cmod A7 HW Target Shutdown

    Hi, I'm having the same problem. Can you please send me the solution as well? ( I use Ubuntu 18.04 ) Thanks in advance.
  2. Hi, I have a custom board with JTAG-SMT1. Vivado is not recognizing the FPGA, so I wonder if I need to install any driver for this. I'm using Ubuntu 18.04 and Vivado 2015.2.1 Thanks
  3. Juan

    Problem with XDC

    Hi, I'm just trying to make a led blinking but I am having problem with the XDC. This is my code: module blinking (clk, LED); input clk; output LED; reg [31:0] counter; reg LED_status; initial begin counter <= 32'b0; LED_status <= 1'b0; end always @ (posedge clk) begin counter <= counter + 1'b1; if (counter > 100000000) begin LED_status <= !LED_status; counter <= 32'b0; end end assign LED = LED_status; endmodule So, I think my XDC should be: set_property LOC F14 [
  4. I've added this plaftorm (Zybo Z7-20) to SDSoC 2018.3 using https://github.com/Digilent/SDSoC-Zybo-Z7-20/releases I've just opened the example "Matrix Multiplication and Addition", compiled it and put it on the SD Card. When trying to run the .elf I get this message: [email protected]:/run/media/mmcblk0p1# ./test_zybo.elf ./test_zybo.elf: error while loading shared libraries: libsds_lib.so: cannot open shared object file: No such file or directory The requested file is not present in the file system: [email protected]:/run/media/mmcblk0p1# find / -name libsds_lib.so [email protected]
  5. Hi all, I have bought a Zybo Z7-20 and I would like to use it with SDSoC, but it does not support it by default. How can I add this board to SDSoC 2018.3 ? Thanks in advance.
  6. I'm trying to figure out the reason, but I can't. I've run a functional simulation for both controllers, and the behaviour is the same. it's not simple for me I've even tried things like: if(start_operation)begin address_to_sram_output[18:0]<=address_input[18:0]; if(rw) begin state_reg <= rd0; end else begin register_for_writing_data[7:0]<=data_f2s[7:0]; state_reg <= wr0; end end What's the reason for that error?
  7. you mean something like: https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T/blob/master/basic controller v2/sram_ctrl6.v I've checked the resource utilization in both designs (sram_ctrl6.v and sram_ctrl5.v) and it is exactly the same. However, for some reason that I don't know, when I move out address_to_sram_output[18:0]<=address_input[18:0] just like you said, the initial message of my design get spoiled. This message is showed just after the bitstream is loaded (sram_ctrl6.v). The right message is (sram_ctrl5.v).
  8. I've designed an improved version. It is the most efficient SRAM controller that can be done. It has an FSM with only 3 states. If possible, I would like to hear your opinion. Thanks in advance. Link: https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T/blob/master/basic controller v2/sram_ctrl5.v
  9. You're right. Thank you very much for your comments. I appreciate them very much. I've decided to make a more formal controller. Please take a look and share with me your comments: https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T/blob/master/basic controller v2/sram_ctrl3.v I think this new version is a good starting point, isn't it? and now I'm going to work in making this controller more aggresive to be mucher closer to the timing parameters of the datasheet. Probably I will use the cloking wizard IP, to create a 100MHz, since I cannot be aggresive with a 12MHz clock.
  10. Hi guys, Some time ago, I asked here for a SRAM controller for the external SRAM of the Cmod A7 FPGA board. I've decided to make it myself. I've made a very basic and simple project. Next month, I will publish a much more precise and aggressive controller. I've documented everything and made a full project to test the SRAM in a friendly way. All the details (video, code, etc) here: https://www.hackster.io/salvador-canas/a-practical-introduction-to-sram-memories-using-an-fpga-i-3f3992
  11. Hi guys, I have Cmod A7 35T and I don't know how to generate the .mcs file (Memory Configuration File) in Vivado 2018.2. Can anyone help me please? Thanks in advance.
  12. Hi guys, According to the reference manual of the Cmod A7 (https://reference.digilentinc.com/_media/cmod_a7/cmod_a7_rm.pdf), the memory part is N25Q032A, but it is not included in Vivado 2018.2. Any help on this?
  13. Juan

    Cmod A7 SRAM help

    you mean CmodA735tDemoR1.zip, right?
  14. Juan

    Cmod A7 SRAM help

    I couldn't find any project with a Verilog controller for the SRAM.
  15. Juan

    Cmod A7 SRAM help

    Hi guys, I've just bought a Cmod A7-35T. It has an SRAM model IS61WV5128BLL-10BLI I would like to write a Verilog controller for this SRAM, but I don't have much info about how to do it. Can you help me please? I couldn't find any project on github to have it as reference. Thanks !!!