PhDev

Members
  • Content Count

    22
  • Joined

  • Last visited

Everything posted by PhDev

  1. Hi, I think you should have a look at Instant SoC. It is a very simple way to solve what you want to do. It compiles C/C++ to vhdl and have classes for UARTs etc. You can do division, truncation and so on. It is free to download and use.
  2. What do you mean with Since you are using a FC1002 Ethernet core the TCP packet data will be streamed out to logic with an AXI stream. This stream is used by your logic. The AXI stream signals are TCP0_TxData, TCP0_TxValid, TCP0_TxReady for transmit data and TCP0_RxData, TCP0_RxValid, TCP0_RxReady for receive data
  3. PhDev

    Arty S7 I2C example

    Hi Erick. If you like C++ I can recommend you to look at Instant-SoC. It generates the hardware needed based on your C++ code. I have not used it with Arty S7 board however I have used it a lot with Arty A7. Here you can find an example using the I2C class.
  4. Hi, I did an example using Instant SoC and it is in the project vault. Maybe that can help. https://forum.digilentinc.com/topic/18420-risc-v-on-nexys/
  5. @Jay D I recommend you to have a look at this tutorial. This core do all Ethernet protocols (ARP, DHCP, UDP, TCP, ICMP etc) that you need without use of any operating system or extra memory. I use it all the time and have not found any problems. You can download and use it for free. The remote programmer also works great. If you do any signal processing like I do there is also a remote logic analyzer that works very good as an internal oscilloscope.
  6. Hi @ntm I think you should have a look at this example: In the example I use the new Instant SoC / Risc V tool. I now use it instead of microblaze when I do smaller projects like the one you describes. The output is VHDL however there is a also verilog wrapper generated.
  7. PhDev

    spi with accelerometer

    Hi @sseroussi I did a project in the Project Vault. That shows how to use the accelerometers on the Nexys 4 board using Instant SoC. That system compiles C++ code directly to a CPU ( RISC-V ) and SPI and other peripherals. It is very easy to use.
  8. I tried the new Instant SoC from FPGA Cores on my Nexys 4 DDR (Nexys A7) board. Instant SoC is a C++ compiler that compiles C++ directly to a RISC-V processor and peripherals. The result is one vhdl file that I synthesized with Vivado. The only file I needed to add was the constraints file to map the signals to pins. The code implements a simple inclinometer. This is a description of what the code does: Sleeps 100 ms Read accelerations from the on board accelerometer using SPI Calculates angles using floating point math (atan, sqrt) Removes the zero offset that is res
  9. @yildizabdullah spi_clk is an input to STARTUPE2 and can not have a loc constraint. It will automatically be routed to E9.
  10. @[email protected] Yes I think they work great. Very easy to use. I have mostly been using FC1002 with TCP. I have also used FC1003 in a project where UDP (broadcast) was a better choice. I hope they release a FC1004 with RMII: (Both UDP and TCP) DHCP or fix IP works as expected. The remote programmer also works very good. I think it is faster and easier than using XIlinx programming tools. The logic analyzer is also very useful for debugging the system without using the jtag. Only bad thing is that I sometimes need larger sample buffers. I also miss some documentation, however I think I
  11. @Aamirnagra I think you could take a look at these Ethernet cores. There are cores for Spartan 6 that you can download for free. These cores contains all you need to communicate with a PC or Linux like TCP, UDP, Ping etc.
  12. Hi @sieg70 You can use the STARTUPE2 primitive to access E9. STARTUPE2_i : STARTUPE2 port map ( CFGCLK => open, -- 1-bit output: Configuration main clock output CFGMCLK => open, -- 1-bit output: Configuration internal oscillator clock output EOS => open, -- 1-bit output: Active high output signal indicating the End Of Startup. PREQ => open, -- 1-bit output: PROGRAM request to fabric output CLK => '0', -- 1-bit input: User start-up clock input GSR => '0', -- 1-b
  13. Hi @raultricking I think you should look at these FPGA Ethernet Cores. The cores includes everything you need for Ethernet like TCP/IP, UDP, DHCP and so on. The cores also have remote boot flash programming and an internal logic analyzer. There is an example using your board. You will be up and running in minutes 🙂
  14. Hi @bklopp, I can recommend you to look at fpga-cores.com if you do signal processing. With this core you don't need any processor etc. You only stream the data and the core do all Ethernet stuff like TCP/IP. It is then very simple to use from Matlab, Python or what ever you prefer. With their logic analyzer you can view the signal as analog, so you can easily look at the signal during all steps. All cores and software can you download for free. Cheers
  15. PhDev

    Arty A7 and Arty S7

    Hi, the main difference (in my point of view) is that Arty S7 doesn't have any Ethernet connection. (Why?) When I develop signal processing stuff etc in Matlab and test them on hardware I use TCP/IP to AXI4 streams, so for me S7 is not usable. Cheers
  16. PhDev

    Protocol Development

    @Middy Yes you need to write a simple process that writes data to the AXI stream however you don't need any additional memory. It is in the IP. AXI stream is a very simple protocol. Basically the transfer takes place when both Ready and Valid is '1'. I can really recommend everyone to look at it. Xilinx has a lot of components that support this protocol like FIFOs, FIR filters, clock domain borders etc. If you use UDP the only thing you have to do is to decide a packet length since UDP is packet oriented. When adding the last byte in the packet you set TxLast to '1'. When you
  17. PhDev

    Protocol Development

    Hi Middy, I have done similar tasks and then I have used the cores from fpga-cores.com/. I have used it on Arty A7 board and it works very well. There is a built in logic analyzer in the core so you can watch the internal signals and you can also stream the data to the TCP or UDP port. You will be up and running in a couple of minutes :-) And everything is free to use... You have to look at the AXI4 Stream protocol to interface the TCP or UDP port.
  18. PhDev

    Arty and Ethernet

    Hi Fields, the easiest way (I think...) is to use one of the cores from FPGA Cores. There is also a tutorial using Arty. You can find the tutorial here.
  19. PhDev

    Ethernet on Arty Z7

    Thanks for reply. What project? The problem is using mio on zynq, Arty z7.
  20. PhDev

    Ethernet on Arty Z7

    Hi Is it possible to use the Ethernet phy on Arty Z7 direct from the programmable logic? I want to use my own MAC. How do I do that? Cheers
  21. PhDev

    Vivado HLS

    Hi, Do you have any experience of using Vivado High Level Synthesis, HLS? Today I use VHDL and C/C++ in microblaze. I am interested in testing HLS but don't know if it is worth spending time on that. Is it easy to get things running using HLS? What are the main pro/cons using HLS instead of VHDL/Verilog? Are the tools mature? Best regards