PhDev

Members
  • Content count

    8
  • Joined

  • Last visited

About PhDev

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. PhDev

    how to send large data bytes to pc using TCP-LWIP stack

    Hi @bklopp, I can recommend you to look at fpga-cores.com if you do signal processing. With this core you don't need any processor etc. You only stream the data and the core do all Ethernet stuff like TCP/IP. It is then very simple to use from Matlab, Python or what ever you prefer. With their logic analyzer you can view the signal as analog, so you can easily look at the signal during all steps. All cores and software can you download for free. Cheers
  2. PhDev

    Arty A7 and Arty S7

    Hi, the main difference (in my point of view) is that Arty S7 doesn't have any Ethernet connection. (Why?) When I develop signal processing stuff etc in Matlab and test them on hardware I use TCP/IP to AXI4 streams, so for me S7 is not usable. Cheers
  3. PhDev

    Protocol Development

    @Middy Yes you need to write a simple process that writes data to the AXI stream however you don't need any additional memory. It is in the IP. AXI stream is a very simple protocol. Basically the transfer takes place when both Ready and Valid is '1'. I can really recommend everyone to look at it. Xilinx has a lot of components that support this protocol like FIFOs, FIR filters, clock domain borders etc. If you use UDP the only thing you have to do is to decide a packet length since UDP is packet oriented. When adding the last byte in the packet you set TxLast to '1'. When you use UDP server you need to write something from the PC so the FPGA(server) knows the PCs (client) address. In your case I think using the TCP could be easier. Then you don't need to set packets length etc you only add data to the stream and the core do everything else. The TCP is also taking care of re-transmitting etc.
  4. PhDev

    Protocol Development

    Hi Middy, I have done similar tasks and then I have used the cores from fpga-cores.com/. I have used it on Arty A7 board and it works very well. There is a built in logic analyzer in the core so you can watch the internal signals and you can also stream the data to the TCP or UDP port. You will be up and running in a couple of minutes :-) And everything is free to use... You have to look at the AXI4 Stream protocol to interface the TCP or UDP port.
  5. PhDev

    Arty and Ethernet

    Hi Fields, the easiest way (I think...) is to use one of the cores from FPGA Cores. There is also a tutorial using Arty. You can find the tutorial here.
  6. PhDev

    Ethernet on Arty Z7

    Thanks for reply. What project? The problem is using mio on zynq, Arty z7.
  7. PhDev

    Ethernet on Arty Z7

    Hi Is it possible to use the Ethernet phy on Arty Z7 direct from the programmable logic? I want to use my own MAC. How do I do that? Cheers
  8. PhDev

    Vivado HLS

    Hi, Do you have any experience of using Vivado High Level Synthesis, HLS? Today I use VHDL and C/C++ in microblaze. I am interested in testing HLS but don't know if it is worth spending time on that. Is it easy to get things running using HLS? What are the main pro/cons using HLS instead of VHDL/Verilog? Are the tools mature? Best regards