JColvin

Administrators
  • Content Count

    4894
  • Joined

  • Last visited

Everything posted by JColvin

  1. Hi @Eric888, The Xilinx Platform Cable USB II is a 2x7 connector rather than the 1x6 header that is present on the Nexys Video. So you would need an adapter that accounts for the pin orientation changes if you wanted to use the Platform Cable, though I haven't seen such an adapter that also accounts for the difference in pin layout. If you are just wanting to connect to the board to load designs, you can use a micro USB cable (that isn't charging only) on header J12. Serial/UART communications are available through a second micro USB connector on J13. Let me know if you have any
  2. Hi @Diana52, I would recommend taking a look at these two Xilinx forum threads: link1, link2. Thanks, JColvin
  3. @attila do you the correct file that should be chosen in this situation? Thanks JColvin
  4. Hi @LYZERO, I have sent you a PM. Thanks, JColvin
  5. Hi @Troglobyte, It looks like your Block design does not have anything in it, though it seems you figured that out from based on your other forum thread: For future reference though, Digilent has a guide on creating block designs for Vivado which includes both Microblaze and Zynq based designs available here: https://reference.digilentinc.com/programmable-logic/guides/getting-started-with-ipi. Thanks, JColvin
  6. Hi @VerticalFarmingStudent, Digilent does not have any further information about this demo. The material (or lackthereof) was created by a former intern about a year back which to my understanding was porting some of the Xilinx AI materials to the Zybo Z7, but unfortunately they did not create any documentation associated this demo, so we've removed this under construction page from our Wiki to prevent further confusion. I don't think Xilinx has a lot of up to date details on SDSoC as they have moved away from that towards Vitis AI instead, https://www.xilinx.com/products/design-tool
  7. Hello, Mario785 is correct that the schematic will be the best source of material to find this information. The Cmod A7 15 schematic can be found here: https://reference.digilentinc.com/_media/reference/programmable-logic/cmod-a7/cmod_a7_sch.pdf. Thanks, JColvin
  8. JColvin

    NetFPGA-1G-CML

    Hi @zygot, I'll have to ask about the best way to force Vivado to obey, but regarding the transceiver/PCIe block locations, is figure A-5 page 350 on UG476, https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf#G10.276349, what you are looking for (presuming you are asking about the Kintex 325 on the CML board)? Or did I misunderstand the question? Thanks, JColvin
  9. JColvin

    NetFPGA-1G-CML

    Hi @zygot, To confirm, since I can't quite tell from the way you phrased it, the provided trace lengths did detail the rx_ctl and rxd traces you needed, correct? As far as I can tell from the RTL8211E datasheet, the RXCTL pin is on the same pin location as RXDV (for a different pin package) which both have the pin name of PHY_AD2, and the trace length document seems to list the RXDV_X trace lengths. Thanks, JColvin
  10. Hi @dmeads_10, I asked about this and was provided the attached datasheet; I was told though that you might have some trouble being able to source this, or at least I wasn't personally able to find the any sort of exactly matching part on the manufacturers website (or at least the list of heatsinks for Xilinx chipsets doesn't list a SFVC784 package, http://www.malico.com.tw/index.php?option=com_content&view=article&id=416&Itemid=148&lang=en) though the datasheet does provide all of the dimensions of the part. The thermal paste should be generic as far as I understand
  11. Hi @meakerb, I've always pronounced it Zee-bo because it's a Zynq board, but there isn't any official confirmation on that. I asked our Marketing Manager about it and he pronounces it both ways, so that's a thing. I guess the tl;dr is pronounce it however you like, but there's also an official poll for the pronunciation now: Thanks, JColvin
  12. JColvin

    NetFPGA-1G-CML

    Hi @zygot, The Rev F schematics are available on the 1G CML Resource Center (https://reference.digilentinc.com/programmable-logic/netfpga-1g-cml/start). I asked about the trace lengths and got some details that I have attached. I don't know exactly which signals you were looking for in particular. In terms of support, what I have been told (at least this was the case last year) is that Digilent will do some hardware error support, but if you are not able to get help from the NetFPGA mailing list (links for it are available here: https://netfpga.org/site/#/systems/2netfpga-1g-cml/supp
  13. Hi @1988maciejt, I have moved your question to a more appropriate section of the Forum where the creator of the WaveForms software will be able to see your feedback. Thanks, JColvin
  14. Hi @khushboo1912, I have sent you a PM about the licensing. Thanks, JColvin
  15. Hi @khushboo1912, I have sent you a PM with the Digilent contact. Thanks, JColvin
  16. Hi @tsbw83, I was able to simply create a new folder called board_files in the Xilinx\Vivado\2021.1\data\boards folder and then add in the Digilent board files. Freshly opening Vivado after that let me see the Digilent board files as expected. I'll request that the associated Digilent board file installation tutorial is updated to reflect this. Thanks, JColvin
  17. Hi @tsbw83, Oh, I don't have that folder in my installation of 2021.1 either... I'll have to look into this. Thanks, JColvin
  18. Hi @tsbw83, My understanding is that all versions of the Vivado software are compatible with both variants of the Zybo Z7. If it makes a difference to you though, not all of the demo materials that Digilent has available for the Zybo Z7, https://reference.digilentinc.com/programmable-logic/zybo-z7/start#example_projects, have been updated and confirmed to be working with every version of Vivado. I believe the latest version that the demo materials were updated for was 2020.1 based on our GitHub releases for the projects: https://github.com/Digilent/Zybo-Z7/releases. Let me know
  19. Hi @chaitusvk, Based on the documentation for the rgb2dvi IP, https://github.com/Digilent/vivado-library/tree/master/ip/rgb2dvi, I do not believe it supports interlaced video directly. Thanks, JColvin
  20. Hi @i.shugov, I'm glad to see you found the correct power port. Thanks, JColvin
  21. Hi @VerticalFarmingStudent, Yes and no. Is it possible to do? Yes. Is there an already created design that I can point you towards that you can run with no modifications to the project? No, not that I am aware of; almost all Zynq and camera based designs that I have seen are done in an Linux OS; which you can set up on a Windows OS through either dual booting or a virtual machine. I did find some more links regarding using a Zynq based platform and computer vision which may be of interest to you though: Link1, Link2, Link3. Thanks, JColvin
  22. JColvin

    Mr

    Hi @jver417, I apologize for the delay: please take a look at this thread: Thanks, JColvin
  23. Thanks for sharing what you found @sus! A lot of the documentation for Digilent's older boards, or at least the material I have ever found, was written by Xilinx instead of Digilent, so I'm also not very familiar with the material myself. Thanks, JColvin
  24. Hi @Keaton, I apologize for the delay. I haven't gone through this library specifically, but unfortunately most of the libraries that I've looked at online have some sort of error in their calculations or register manipulations. The Pmod IA has also been retired for quite some time so there isn't a lot of available support for. The best I can do is direct you to this thread: https://forum.digilentinc.com/topic/4375-pmodia-returning-incoherent-impedance-values/?sortby=date. I'm sorry I couldn't be of a lot more help. Thanks, JColvin
  25. Hi @Victor C, The Pmod IA was retired some time ago so there isn't a lot of support around it available. There was also some (in my opinion) inherent user friendliness issues with the embedded AD5933 chip and I was never able to find a C based library that correctly manipulated the registers. The best material I can point you towards is this thread: https://forum.digilentinc.com/topic/4375-pmodia-returning-incoherent-impedance-values/?sortby=date. I'm sorry I couldn't be of much more help. Thanks, JColvin