theUltimateSource

Members
  • Content Count

    90
  • Joined

  • Last visited

  • Days Won

    1

theUltimateSource last won the day on March 5 2018

theUltimateSource had the most liked content!

About theUltimateSource

  • Rank
    Frequent Visitor

Profile Information

  • Gender
    Not Telling

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. I know that RX / TX lines for UART connection are going to be swapped at one end or another. but why do you swap them for the status LED that are showing activity? When the Zybo board is sending a message the RX LED lights up?
  2. @rmd91, did you get past your problem? After re-reading this and to summarize, you where using the board files for the Zybo on a Zybo-Z7-10 board. You'll have ot install the correct board file to your Vivado configuration in case it isn't already. To make changes on your Vivado project you need to follow the Zybo-Z7 migration guide found on the product site for the Zybo. Otherwise you can follow the getting started tutorials from the resources for the Zybo-Z7 previously mentioned by jpeyron.
  3. @rmd91there are three: Zybo, Z7-10, Z7-20. How many VGA / HDMI ports do you have on your board?
  4. PGOOD must not flicker. Remove attached peripherals from your board, us an external power supply or another USB host device. Tera Term means you are working on Windows? In regards to your unprintable characters, may you be using the Zybo-Z7-10 board files on a Zybo board? (just a shot in the dark).
  5. you are connecting to JC not J1. In your block design you are connecting to JA? 🧐
  6. depends, I am not familiar with IOMODULE. Your code in SDK is expecting but there are none defined. You either modify your code in SDK or enable interrupt in hardware. Are you using the DA3? Can you show us the module configuration in hardware and parameters in your BSP (xparameters.h)?
  7. it looks like your IOMODULE does not support interrupts.
  8. You'll design your embedded linux system with these additional components just like you would without them. The bit stream will contain both systems. It is loaded by the boot loader during the boot process. The additional components are going to be completely invisible to your linux system. Out of curiosity, which development board are you working with?
  9. yes, you can do this. Your diagram only shows the Linux system, how do you want to control the remaining system?
  10. hello, can I change the reference clock for Dynamic Clock Generator IP core? Which frequency do I have to provide for REF_CLK_I?
  11. Nope, 32b is not supported by the Xilinx tools. But you are right what matters is not the architecture of the host but rather the guest, I messed that up 😕 You'll need this one.
  12. Ubuntu 16.04.3 LTS can be downloaded here For the exact variant you should use we need to know the architecture of your CPU (intel, arm, amd, 32b or 64b). You can check this in Win 10 system overview. To setup Ubuntu in VMWare, download the iso file from the link above. Then create a new VM, mount the iso in your VM, boot it then install it. I am not going into the details for these steps here.
  13. hello @MauroChimenti, I have had no issues cloning the repo, but I am working with Ubuntu natively. Did you checkout your submodules?
  14. hi, are you using VM or native? Which version of petalinux are you using? Which BSP are you using (Zybo-Z7 or Arty-Z7)? Which version of BSP are you using? The messages you posted, are they from a log file or terminal output?