I am asking about Arty A7-100T
Yes, I want to decouple the clock subsystem from the precise 25MHz needed for Ethernet PHY. As it is designed, the entire clock tree has to be constrained to multipliers that can source a precise 25MHz as an output. It also burns a clock route, and adds constraints I'd rather not fuss with in fabric.
Make sense?