jpeyron

Forum Managers
  • Content Count

    5451
  • Joined

  • Last visited

  • Days Won

    227

Everything posted by jpeyron

  1. Hi @Erickson, I believe these are the measurement you are looking for: Top edge of the Cora Z7 10 to the middle of J1 is 1.39 mm Top edge of the Cora Z7 10 to the top of J5 is 5.95 mm From the middle of pin 16 on J1 to the right edge of J5 is 2.54 mm 2x8 for J5 Best regards, Jon
  2. jpeyron

    PCAM OV5640 Power

    Hi @Sduru, It sounds like you were able to get the PCAM-5C working correctly as stated in your other thread here. Is that correct? best regards, Jon
  3. Hi @JLDIJDYI, Please link the manual you are referring to. I did not find anything referring to -5v to 5v or 0 to 10V adc in the Nexys A7 reference manual here. Here is the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide. It is my understanding that you can either measure from 0-1v in unipolar mode or -.5v to .5v in bipolar mode. Please look at page 25-27 of the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide for more detailed information. best regards, Jon
  4. Hi @andre19, 1) Its my understanding that you would not need to use the axi uart lite but rather the uart pins off of the ZYNQ processor. 2) Does your board have different mode settings. If so make sure that the mode is set to JTAG. best regards, Jon
  5. jpeyron

    JTAG-HS2 under linux

    Hi @Pavel_47, As long as Vivado and the cable drivers are installed correctly. I am not aware of any issues with using the JTAG HS2 with Vivado in linux. best regards, Jon
  6. Hi @postmaster87, This sounds like the power regulator is broken. I will send you a PM concerning this. best regards, Jon
  7. jpeyron

    xadc_zynq

    Hi @revathi, I am not quite sure why the Vp/Vn channel is not outputting as expected. I would suggest reaching out to Xilinx for more experienced input for the Xilinx's XADC , the XADC wizard and the ZC702. best regards, Jon
  8. jpeyron

    fpga kit

    Hi @NITISH KUMAR, The Atlys board is programmed by ISE iMPACT or Adept 2 as shown in the Atlys's reference manual here. The Atlys does not have an on-board user accessible ADC or DAC. We do offer ADC and DAC Pmods here that are compatible with the Atlys as well as our new Artix-7, Spartan-7 and Zynq development boards here. best regards, Jon
  9. Hi @Guacamoleroger, I found a link for Renaming hardware platforms causes compilation errors that look to be whats going on. We would suggest reaching out to Xilinx about this issue. I did find some other xilinx forum threads with similar issues here and here. best regards, Jon
  10. jpeyron

    pmod can period

    Hi @daeroro, Thank you for sharing a resolution to an issue with the Pmod CAN driver. We will pass this information on to our content team. best regards, Jon
  11. Hi @Thies, Welcome to the digilent forums! Thank you for sharing a resolution to an issue with the Pmod CAN driver. We will pass this information on to our content team. best regards, Jon
  12. Hi @Schuette, The reference manual for the Zybo Z7 here discusses this issue and explains that these critical warnings should be ignored. I get this critical warning every time i generate a bitstream with the zybo-z7. best regards, Jon
  13. Hi @Sduru, Glad to hear that you resolved the issue. Thank you for sharing what you did to resolve the issue. cheers, Jon
  14. Hi @jimge, Welcome to the Digilent Forums! Glad to hear that the Basys 3 is working. Thank you for sharing what you needed to do to resolve the issue. cheers, Jon
  15. Hi @gmodia, Welcome to the digilent forums! I moved your thread to a sub-section where more experienced embedded linux engineers look. best regards, Jon
  16. Hi @akash, Here is the Nexys 4 DDR Music Looper. This demo uses the clock wizard and HDL. best regards, Jon
  17. Hi @farideh, Welcome to the digilent forum. We responded to your other thread here. best regards, Jon
  18. Hi @farideh, We have not worked with GEM5 or dynamic voltage and frequency scaling. I would suggest reaching out to GEM5. I did find a paper that might be helpful here. best regards, Jon
  19. Hi @nob, Glad to hear that the JTAG-HS1 is back up and running! best regards, Jon
  20. Hi @rompish, Welcome to the Digilent Forums! I would suggest reaching out to the NetFPGA group here. You will need to register which does take a few days. The NetFPGA group will be able to better answer your questions about simulation and hardware needs since they have more experience with the boards. best regards, Jon
  21. Hi @skaitmenukas, Agreed, while I was getting my degree most of my college class mates used the AD2 in our EE classes/Labs. Here is the resource center for the AD2. The resource center should help with getting to better know the AD2's functions. best regards, Jon
  22. Hi @veca2, Welcome to the digilent forums! Here is a forum thread that should be helpful with getting the PmodCAN working on the MicroZED development board. best regards, Jon
  23. Hi @skaitmenukas, Welcome to the Digilent Forums! Are you referring to the Analog Discovery 2? cheers, Jon
  24. jpeyron

    pmod can period

    Hi @daeroro, It looks like you have been able to alter the bit rate which was discussed in your other post here. I would suggest exposing the signals between the Pmod Can and the Zybo and using an oscilloscope on these signals. Do you have a CAN bus analyzer so you can better see what is being communicated between the Pmod CAN and the tms570 board? best regards, Jon
  25. Hi @Lightbulb, Welcome to the Digilent forums. Sorry for the late reply. For command mode the user guide on page 12 states that there is a delay that needs to be used when entering the $$$. Have you tried using a different serial terminal emulator like tera term? best regards, Jon