jpeyron
-
Posts
5,826 -
Joined
-
Last visited
Recent Profile Visitors
jpeyron's Achievements
Single Status Update
-
Hello everyone
I'm designing asynchronous FIFO using different styles and want to know how to do latency and throughput analysis of my design.
I need to determine latency and throughput values for each design and don't know how to do so.
-
I wrote about asynchronous FIFO's here. Not sure if you already have that information or not. The design I wrote about has a throughput equal to one value per the speed of the slower of the two clocks. Latency is a bit more difficult to quantify. You'll need to use some probability to do so.
Dan
-
Hi @D@n
If throughput is one value per the speed of slower clock then it is same for all design, that is not true.
I read somewhere that throughput is (frequency*input)/ latency.
And same for latency, it should be different for every design.
-
