jpeyron

Forum Managers
  • Content count

    4067
  • Joined

  • Last visited

  • Days Won

    154

jpeyron last won the day on October 15

jpeyron had the most liked content!

About jpeyron

Contact Methods

  • MSN
    jpeyron@hotmail.com

Profile Information

  • Gender
    Male
  • Location
    Pullman

Recent Profile Visitors

6099 profile views
  1. jpeyron

    JTAG-SMT2 Connection Issue to Xilinx Vivado

    Hi @regnon, I have sent you a PM about this. Cheers, Jon
  2. jpeyron

    LWIP Echo Server Application: KC705

    Hi @Thausikan, I haven't been able find any specific reason that you are getting junk data with p->len being larger than 32. I would suggest to reach out to xilinx support about this issue with the LWiP. thank you, Jon
  3. jpeyron

    Zedboard DMA Audio Demo problem

    Hi @Brinda, You want to download the release version of Zedboard DMA project here. I was able to generate a bitstream without issues in vivado 2016.4. Unfortunately, Vivado projects are version specific. This project was made in and works with Vivado 2016.4 without having to make alterations to the project. What version of Vivado are you using? cheers, Jon
  4. jpeyron

    FIFO external input microblaze output

    Hi @raultricking, Here is the AXI4-Stream FIFO v4.1 LogiCORE IP Product Guide. The axi4 streaming FIFO ip core has an IP Example design available by right clicking on the IP Core that should be helpful. thank you, Jon
  5. jpeyron

    Pynq - Z1 Power regulator not working

    Hi @harosa, While using the external power could you use a DMM and measure capacitor voltages : C190 , C191, C192. Have you tried a different external power source? thank you, Jon
  6. jpeyron

    Discrete Fourier Transform V4.0

    Hi @MVS, I have no experience with the DFT IP Core. I did find some documentation that might help here and here. thank you, Jon
  7. Hi @armin, What version of Vivado are you using? The project linked above was made in Vivado 2017.2. You should be able to make the project in a different version of vivado by using the two tutorials and the information linked above. cheers, Jon
  8. jpeyron

    Unable to boot embedded linux on Zynq Zybo

    He @bkzshabbaz, Here is a forum thread that discusses the bootargs for the zybo. Here is an instructable that might be helpful as well. thank you, Jon
  9. jpeyron

    Zybo-Z7-20-base-linux

    Hi @Mike Boich, Here is the Petalinux Support for Digilent Boards page. Here is the readme for the Zybo-z7-20 petalinux project. Here is the linux base design for the Zybo-z7-20. Make sure to follow the readme's suggestion in regards to manually inserting a BUFG on FCLK1 using a util_ds_buf IP core. When you download the zip of the base linux project you will also need to download the vivado library here and insert the contents in the folder here: "repo/vivado-library/ ". I would suggest to start fresh with an unzipped base linux project. thank you, Jon
  10. jpeyron

    how to link device tree bin to u-boot binary?

    Hi @bkzshabbaz, I moved this thread to a sub section where more experienced embedded linux engineers look. I would suggest using the supported Petalinux projects available at the Petalinux Support for Digilent Boards page which includes the Zybo. thank you, Jon
  11. jpeyron

    Read Register

    Hi @HelplessGuy, I suggest using the XAdcPs_ReadFifo(InstancePtr) since this function calls the XAdcPs_ReadReg() function. Here and here are links to more XADc documentation that should be useful. I would suggest reaching out to Xilinx support about the differences between the two functions in their IP Core. thank you, Jon
  12. jpeyron

    Nexys Video

    Hi @Bilal29, The Nexys Video comes with a heat sink on the board which helps dissipate some of the heat. If you are still concerned about thermal damage you can also use a fan. Looking at this AR the Nexys Video should work with ISE. We did not create ISE compatible materials for the Nexys Video. The Nexys 4 and Nexys 4 DDR have xdc's and ucf files. I would suggest looking at these as a reference if you are going to make a ucf file for the Nexys Video. thank you, Jon
  13. jpeyron

    Nexys Video

    Hi @Bilal29, The FPGA on the Nexys Video is the XC7A200T-1SBG484C. The C means the it is commercial grade for temperature. The commercial operational temperature range is 0 to 85 °C. I believe the Nexys Video GPIO demo here is what is loaded into the flash. The Wiki describes the components being used. thank you, Jon
  14. jpeyron

    Hello, I'm new here. Basys 3

    Hi @TwoWeims, Welcome to the forum! Here is the resource center for the Basys 3 that should be helpful. thank you, Jon
  15. Hi @QMESAR, I am glad this fixed your issue. Thank you for letting us know. cheers, Jon