zoggx003

Members
  • Content Count

    6
  • Joined

  • Last visited

About zoggx003

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. zoggx003

    Zybo audio codex setup

    I am currently trying to setup the ssm2603 audio codex on the zybo board to output audio, with a purely rtl design. I am having issues setting up the audio codex via i2c. I am wondering about how you should send the address information to the audio codex to initialize the setup registers. Below is an RTL state machine of how I am trying to write the register values to the codex. Can someone verify that this is the correct way to address the registers? I am unable to get anything out from the audio codex currently, and I don't think my initialization is working. always @(*) begin next_state = IDLE; address = 7'h0F; data = 8'hFF; case(state) IDLE: begin start = 0; address = 7'h0F; data = 8'hFF; next_state = (setup_audio_codex) ? WR_POWER_MGNT : IDLE; end WR_POWER_MGNT: begin start = (busy) ? 0 : 1; address = 7'h06; //power management data = 8'b00000111; //PWROFF,CLKOUT,OSC,OUT,DAC,ADC,MIC,LINEIN next_state = (ready) ? WR_DIG_AUDIO_IF : WR_POWER_MGNT; end WR_DIG_AUDIO_IF: begin start = (busy) ? 0 : 1; address = 7'h07; //digital audio I/F data = 8'b00000010; //BCLKINV,MS,LRSWAP,LRP,WL,FORMAT next_state = (ready) ? WR_DIG_AUDIO_PATH : WR_DIG_AUDIO_IF; end WR_DIG_AUDIO_PATH: begin start = (busy) ? 0 : 1; address = 7'h05; //digital audio path data = 8'b00000000; //HPOR,DACMU,DEEMPH,ADCHPF next_state = (ready) ? WR_ANA_AUDIO_PATH : WR_DIG_AUDIO_PATH; end WR_ANA_AUDIO_PATH: begin start = (busy) ? 0 : 1; address = 7'h04; //analog audio path data = 8'h00010010; //SIDETONE_ATT,SIDETONE_EN,DACSEL,BYPASS,INSEL,MUTEMIC,MICBOOST next_state = (ready) ? IDLE : WR_ANA_AUDIO_PATH; end endcase end
  2. zoggx003

    Zybo DMA example

    I downloaded the ZYBO-master from the github, and ran the tcl script from the following directory: C:\Zynq_Book\ZYBO-master\ZYBO-master\Projects\dma\proj. Could the tcl files have been mixed up or misplaced? Has anyone fIgured out how to fix this? this is the error that I get: ERROR: [IP_Flow 19-3461] Value 'hdmi_in_ddc' is out of the range for parameter 'IIC Board Interface(IIC_BOARD_INTERFACE)' for BD Cell 'axi_iic_0' . Valid values are - Custom INFO: [IP_Flow 19-3438] Customization errors found on 'axi_iic_0'. Restoring to previous valid configuration. INFO: [Common 17-17] undo 'set_property' ERROR: [Common 17-39] 'set_property' failed due to earlier errors. while executing "rdi::add_properties -dict {CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc CONFIG.USE_BOARD_FLOW true} /axi_iic_0" invoked from within "set_property -dict [ list CONFIG.IIC_BOARD_INTERFACE {hdmi_in_ddc} CONFIG.USE_BOARD_FLOW {true} ] $axi_iic_0" (procedure "create_root_design" line 55) invoked from within "create_root_design """ (file "../src/bd/system.tcl" line 1498) while executing "source $origin_dir/src/bd/system.tcl" (file "./create_project.tcl" line 102) update_compile_order -fileset sources_1
  3. zoggx003

    zybo audio

    I have the same problem. I downloaded the ZYBO-master from the github as well, and ran the tcl script from the following directory: C:\Zynq_Book\ZYBO-master\ZYBO-master\Projects\dma\proj. Could the tcl files have been mixed up or misplaced? Has anyone fIgured out how to fix this? this is the error that I get: ERROR: [IP_Flow 19-3461] Value 'hdmi_in_ddc' is out of the range for parameter 'IIC Board Interface(IIC_BOARD_INTERFACE)' for BD Cell 'axi_iic_0' . Valid values are - Custom INFO: [IP_Flow 19-3438] Customization errors found on 'axi_iic_0'. Restoring to previous valid configuration. INFO: [Common 17-17] undo 'set_property' ERROR: [Common 17-39] 'set_property' failed due to earlier errors. while executing "rdi::add_properties -dict {CONFIG.IIC_BOARD_INTERFACE hdmi_in_ddc CONFIG.USE_BOARD_FLOW true} /axi_iic_0" invoked from within "set_property -dict [ list CONFIG.IIC_BOARD_INTERFACE {hdmi_in_ddc} CONFIG.USE_BOARD_FLOW {true} ] $axi_iic_0" (procedure "create_root_design" line 55) invoked from within "create_root_design """ (file "../src/bd/system.tcl" line 1498) while executing "source $origin_dir/src/bd/system.tcl" (file "./create_project.tcl" line 102) update_compile_order -fileset sources_1
  4. UPDATE: So far I have still not been able to figure out how to get the PMOD MIC3 to output throught the Audio Codec. Background: for a little more background on this Project, I am trying to do a basic version of Acoustic Beamforming. To do this I will create a custom verilog design that will take audio samples from multiple MIC3s and store them in a large buffer array. Then I am planning on applying some digital filters on the samples in the ARM processor, and ultimately output a single audio stream through the I2S Audio Codec. I have included the code for the multiple Mic audio interface below. Next Steps: Before I worry about introducing multiple microphones and my custom SPI interface for the ARM, I would first like to simply pass audio samples from the PMOD MIC3 through the ARM, and out the 3.5mm Jack. ISSUES: I have not been able to run the DMA example for the Zybo board from the digilent github. When I try to run the tcl script to generate the project, none of the IP blocks get connected, and the project will not generate the bitstream. I would like to get this project working first so that I can then try and change the design to take audio samples from the MIC3 instead of from the audio input jack. REQUEST: Could someone help me figure out how to run the DMA example for the Zybo board? That would be Great!! Sorry for the long post. (Also note that I am pretty new to the vivado IP design system, and the SDK) beamformer_hardware.zip
  5. Awesome thanks! I will let you know how it goes.
  6. I recently purchased the Zybo, zynq development board, along with a MIC3 so that I could hopefully take in audio from the PMOD port and then process it in Arm processor, and finally output it through the audio output port. I'm having trouble getting the audio routed with the IP in vivado. I'm fairly new to the vivado IP integrator but I have some experience creating verilog projects. Has anyone used the MIC3 with the zybo, or know how to get the audio from a MIC3 in one of the PMOD ports, into the ARM for proccessing? Any help would be greatly appreciated.