I'm doing some trials on XADC reference design using ZYBO board and trying to understand how to configure it for another application. However the top level is in Verilog and so far I'm familiar with VHDL. Thus I've tried to convert the top level to VHDL but there is part shown below that I don't understand if it is automatically generated or included by the designer. I'm not familiar with this "dot" type coding and didn't do any similiar so far.
If there is a VHDL version it will be very useful for me to understand the concept and also some explanation for the below part will be very nice.
Thanks in advance!
xadc_wiz_0 XLXI_7 (
.den_in (enable & |sw),