• Content Count

  • Joined

  • Last visited

  1. Thanks for the reply I read these tutorials but the problem is that "Program Flash" command doesn't work and so it's impossible to execute a bootloader with the desired application. Nobody seems to have a solution and there aren't tutorial for the nexys 2.
  2. I manage to program the flash with a bit file using Adept or Impact, but I need to program an application elf converted into a SREC file in order to perform a bootloader using the example in SDK.
  3. Indeed I think that overlocking isn't a supported feature, anyway by overlocking I manage to improve the perfomances. My study is about the limit using this system with overclocking and this limit seems to be 200 MHz . I'm trying to know how Xilinx AXI DMA works and I suppose that AXI DMA uses an internal FIFO to limit the clock frequency, but I'm not sure about that and in the Xilinx documentation I I found nothing.
  4. Hello I have got a Nexys 2 FPGA and I don't manage to program the flash from the SDK. I always get the same error: Flash Programming Failed Reason: In system programmer reported an error: Unable to successfully query target part layout using CFI! What is the problem?
  5. The default ICAP works to 100MHz, but it's possible to increase this frequency by overclocking. In fact in my system the transfer time from ICAP to reconfigurable partition decreases linearly up to 200 MHz. Beyond this frequency I can't rise, so I supposed this as saturation frequency. Then the limit seems to be the DMA and I would know how it works overclocking over the max frequency, so as to explore ways to overcome the limitation.
  6. Hello I'm using a ZYNQ Zedboard development board. I'm studying the Partial Reconfiguration using ICAP. I implemented a system with Zynq Processing Unit, ICAP and AXI DMA. The DMA accesses to the memory and transfers the partial bitstream from DDR3 to ICAP using 32 bit AXI stream. Using a Clock Wizard peripheral I examined the frequency behavior of the system and I got that the transfer time from ICAP to reconfigurable partition decreases linearly up to 200 MHz, beyond this frequency there is a saturation and the time doesn't decrease with increasing frequency. I found on the AXI DMA datasheet that maximum frequency using AXI stream for ZYNQ device is 200 MHz. My question is how does the DMA receiving a clock input greater than 200 MHz to work anyway to 200 MHz? DMA uses an interna FIFO and performs an input clock domain control?