-
Posts
27 -
Joined
-
Last visited
Content Type
Profiles
Forums
Events
Gallery
Topics posted by shashi
-
Question: using fixed point design in vivado SDK
- Awaiting best answer
- ip integrator
- sdk
- (and 1 more)
- 0 votes
- 4 answers
-
Question: clock mismatch in IP integrator
- Awaiting best answer
- 0 votes
- 1 answer
-
Question: HLS design synthesized but not run in c simulation for zed board
- Awaiting best answer
- 0 votes
- 5 answers
-
- 0 votes
- 7 answers
-
Question: error in using triginometric or math functions in HLS with fixed point design
- Awaiting best answer
- 0 votes
- 1 answer
-
Question: File system in vivado SDK to run on ZED board
- Awaiting best answer
- 0 votes
- 4 answers
-
- 0 votes
- 2 answers
-
- 0 votes
- 4 answers
-
- 0 votes
- 3 answers
-
Question: Measuring the time of execution on FPGA, in vivado
- Awaiting best answer
- 0 votes
- 5 answers
-
- 2 replies
- 1,322 views