Jump to content

shashi

Members
  • Posts

    27
  • Joined

  • Last visited

Topics posted by shashi

  1.  

    Question: using fixed point design in vivado SDK

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 4 answers
  2.  

    Question: clock mismatch in IP integrator

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 1 answer
  3.  
    • 0 votes
    • 5 answers
  4.  

    Question: @E Simulation failed: SIGSEGV continues..

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 7 answers
  5.  
    • 0 votes
    • 1 answer
  6.  

    Question: File system in vivado SDK to run on ZED board

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 4 answers
  7.  

    Question: c simulation error in HLS

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 2 answers
  8.  

    Question: Storing float values in DDR3

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 4 answers
  9.  

    Question: problem in storing data into DDR3

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 3 answers
  10.  

    Question: Measuring the time of execution on FPGA, in vivado

    By shashi, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 5 answers
  11.  
    • 2 replies
    • 1,322 views
×
×
  • Create New...