• Content Count

  • Joined

  • Last visited

About aditya

  • Rank

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Hi, In mine development, I have booted Linux on ZedBoard and also i have integrated the Wi-Fi module successfully with the ZedBoard. Now in mine further development i want to explore the partial reconfiguration thing on the ZedBoard as i do not have any idea about this. From here and there i have read some PDFs which talks about some PCAP , ICAP and many more ...but i did not able to get these things fully. So as per mine requirement i would be sending one file(mainly partial config) to the ZedBoard via Wi-Fi. In this regard till now, i have sent one file(that is not reconfig file but is a normal txt file) to the ZedBoard successfully. So i want to know the followings:- 1- Step by step process of executing the partial reconfiguration concept on the ZedBoard..For this Plz suggest any link/video tutorial is there??? 2- Once i got this partial reconfig file on the ZedBoard then how to use the Linux OS to do the dynamic partial reconfiguration on the ZedBoard. Regards Aditya
  2. Hi, Following is the snippet from the device tree for the MicroZed Board. ps7-scugic@f8f01000 { #address-cells = <0x2>; #interrupt-cells = <0x3>; #size-cells = <0x1>; compatible = "arm,cortex-a9-gic", "arm,gic"; interrupt-controller; num_cpus = <0x2>; num_interrupts = <0x60>; reg = <0xf8f01000 0x1000 0xf8f00100 0x100>; xlnx,irq-f2p-mode = "REVERSE"; linux,phandle = <0x3>; phandle = <0x3>; }; Mine particular interest is the line that is bold in above snippet.Actually i am working on the Zedboard and when i generated the device tree for mine Zedboard then following is the Snippet:- ps7_scugic_0: ps7-scugic@f8f00100 { #address-cells = <2>; #interrupt-cells = <3>; #size-cells = <1>; compatible = "arm,cortex-a9-gic", "arm,gic"; interrupt-controller ; num_cpus = <2>; num_interrupts = <96>; reg = <0xF8F00100 256 0xF8F00100 0x100>; xlnx,irq-f2p-mode = "DIRECT"; } ; So it has become "DIRECT". So what is difference between "DIRECT" and "REVERSE",why for Microzed it is "REVERSE" and why for Zedboard it is "DIRECT". Please reply me. Regards Aditya
  3. Hi, Actually i want to generate the device tree for the Zedboard.So on the way of doing this i found one prebuilt device tree for the Zedboard which is having following line :- chosen { bootargs = "console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext2 rootwait devtmpfs.mount=0 consoleblank=0"; linux,stdout-path = "/amba@0/serial@e0001000"; } ; After following some tutorials i got some idead about .dts file contents but still i did not get the meaaning of each word in above lines. Also in some other .dts files from other sources folowing line is there:- chosen { bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk"; linux,stdout-path = "/amba@0/serial@e0001000"; } ; So i got confused which one is correct and how to use this or modify this. Can you please reply me. Regards Aditya
  4. aditya

    Zed Board

    Dear Sir/Madam, I am having Zed Board having Zynq SoC. I have bought WiLink8 wifi module and i want to integrate this module on mine Zed Board.The brief overview of this module you can find on this link:- On this link they have provided some scripts file for the MicroZed Board. These scripts are pre written for MircoZed Board and they are using some Yocto Linux for this.Also these scripts are at some repository which is not accessible. So the problem this ......I am very novice to embedded linux development and i can not use these scripts for mine Zed Board. Can you please tell me a link/video/suggestion/refernece design which can discuss the step by step process for the integration of WiLink8 wifi module with mine ZedBoard on this Yocto linux from scratch. Regards Aditya
  5. Dear Sir/Madam, I am having NEXYS4 student development board having Artix-7 Xilinx FPGA. I am planning to start a project and requirement is like this...... From mine laptop using wi fi i want to send some bitstream file to Artix-7 Xilinx FPGA in NEXYS Board and later on use this bitstream data to store in to flash.Also additionally i want to use Dynamic partial configuration. Mine doubts are......i) Does this board NEXYS4 support DPR ii) I have been supplied Pmod Wifi module with this board and can communication with mine laptop wifi to Pmod wifi and receive some data in Artix-7 FPGA. So, IS it possible to do this i) and ii) with NEXYS4 development board and if it is possible could you please suggest me some useful links.