Thanks. If you don't mind, I would like to understand the reasons behind putting the DDR3 pins in a .prj file (which may just be my lack of Xilinx tool experience). If the other pins are in the .xdc file, why are the DDR pins handled differently? .prj files don't seem to be a normal file for Vivado and aren't generated in the normal compile flow. Thanks for any of this background.