Alex

Technical Forum Moderator
  • Content count

    278
  • Joined

  • Last visited

  • Days Won

    8

Alex last won the day on January 3 2017

Alex had the most liked content!

3 Followers

About Alex

  • Rank
    Prolific Poster

Profile Information

  • Gender
    Male
  • Location
    Pullman WA

Recent Profile Visitors

2986 profile views
  1. Looking at Arty S7...

    What do you want to intend to do with high level language? In other word, how do you want to use C in Vivado? Do you want to do high level synthesis ? Or you build the hardware design and use SDK ?
  2. I don’t know whether cursors can be included in the image file. I doubt that you can graph and phase in the same plot with Waveforms. However, you may do that with python or C++. @attila can answer these questions
  3. I think so. Can you briefly describe the setup
  4. ARTY S7 PMOD IO voltage question

    You may try to us Pmod level shifter https://store.digilentinc.com/pmod-lvlshft-logic-level-shifter/
  5. NetFPGA-SUME's reference_nic project not running well

    Hi, I recommend you to email this question to the NetFPGA SUME group. They have better idea about the NIC reference design. Since you register their git already. There is community email address. You can send questions to that email address. The community member will help you.
  6. JTAG-HS3 Cable, ISE 14.7 tool, Digilent Plug-in

    I guess you should install Digilent plug-in.
  7. Nexys-Video-HDMI not working on vivado 2017.3

    Have you put the board file in the Vivado folder? https://reference.digilentinc.com/learn/software/tutorials/vivado-board-files/start
  8. You can try http://store.digilentinc.com/mini-grabber-test-clips-6-pack-for-use-with-analog-discovery-flywire/
  9. I assume you mean ISE webpack? If so, you recommend to program Basys 3 with Vivado webpack. I think you might be able to program Basys 3 with ISE webpack with Adept but haven't tried that. Perhaps other memebers can tell you.
  10. I think so. It can decode 16 nit addresses and 8-bit data simultaneously User programmable input and output LVCMOS voltage levels from 1.2V to 3.3V 3) (5V compatible 4) ) You can check details at https://reference.digilentinc.com/reference/instrumentation/digital-discovery/start
  11. Signal generator

    Have you used the coax cable ? This link shows how to get the 12MHz https://reference.digilentinc.com/reference/instrumentation/analog-discovery-2/reference-manual#awg_spectral_characteristics
  12. cmod a7 vivedo 2017.3 install board files

    You can follow this tutorial https://reference.digilentinc.com/reference/software/vivado/board-files?redirect=1 to add Cmod A7 in the Vivado board listing
  13. HDMI DEMO Project - Problems VIVADO 2017.1

    Is there any warning or error message in Vivado?
  14. HDMI DEMO Project - Problems VIVADO 2017.1

    Looks like you are missing some ips. Have you successfully repo all ips? You can validate the hardware design in Vivado and see which main IP is missing
  15. Do you refer to https://reference.digilentinc.com/vivado/getting_started/start? If so, you don't need to use SDK since it only sticks to the logic part. What you need is to open the hardware manager and get Zybo Z7-10 connected.