jcv65

Members
  • Content Count

    9
  • Joined

  • Last visited

About jcv65

  • Rank
    Newbie

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. I purchased a Nexys-Video and implemented a Microblaze based project on it by following a tutorial on Digilent's website https://reference.digilentinc.com/nexys-video:gsmb?do= Before I started I made sure I got the latest set of board files from the digilent website. I followed the instructions as indicated, although I noticed that there were some inconsistencies in the tutorial as in some screens hinted that the tutorial was written originally for the Nexys4DDR and was later adapted for the Nexys-Video board (some screens still show Nexys4DDR). I tried pasting here a picture
  2. Hi Sbobrowicz, I understand that the PMOD connectors may not be high speed (due to their impedance). Do you know of any other connector I could adapt to my Arty to make it high speed? I need to run signals at about 100MHz... Hopefully I can include a circuit to make the translation from TMDS_33 to LVDS 2.5V Thanks
  3. I do have the same problem... This problem should be notified to Xilinx Vivado developers ...
  4. Hi Sbobrowicz, Do you think that another option to solve this LVDS voltage configurability issue may be to move from the ARTY to the NEXYS VIDEO ARTIX-7 FPGA-trainer board...This board seems to have selectability for the port banks' voltage... Thanks
  5. HI, I have a situation in which I have to interface my ARTY with an ADC evaluation board that uses only LVDS (2 inputs, 2 outputs). In the message above you mention that one could use for High-Speed differential Output the TMDS_33 IOSTANDARD. Is this a setting I have to specify in my Vivado project? Thanks
  6. Good day, I need to interface an ARTY board to an ADC evaluation board from Analog Devices (EVAL-AD7626/25FMCZ). This ADC board only interfaces via LVDS but I understand the ARTY does not have any ports with this standard. I need your advice in how to best approach this problem. I need to connect 4 pairs of LVDS signals to the ARTY, 2 pairs will be inputs and the other two will be outputs. At this time I am planning to make a PCB to interconnect these two boards (on one end this PCB will connect with the ARTY's high-speed PMODs, on the other it will connect with the ADC board's FM
  7. Hi, I am implementing in Vivado the Arty's Microblaze based design that Adam Taylor posted on his website: http://adiuvoengineering.com/?p=626I I am having problems with it: Synthesis ran without any high importance warnings, but at the end of implementation I get three high severity warnings after I run the "Report Timing Summary": USB_UART_RXD: Port with no Input DelayUSB_UART_TXD: Port with no Input Delayddr3_sdram_reset_n: Port with no Output DelayI do not know how should I constrain these inputs and outputs. (Note: My Arty environment is working ok (board files have been downloaded and
  8. The problem was that I needed to include the "board files" for the Arty in the Vivado directory... Installing the software was a bit confusing for me... There are no clear instructions on the Digilent website at least I did not see them. I think Digilent could do a better job with its website navigability. Xilinx just guides you to install Vivado, but it does not care about the board that one is using... If one is getting a license locked for a particular board, the least they could do was to include all the board files automatically in the installation... There is a very good website (from a
  9. Good day, I just bought an ARTY board and it came with the "Artix-7 35T Evaluation Kit and Tools Voucher". I believe I have a problem with the Vivado as apparently the Arty board was not properly included in the Vivado setup... After I got my voucher for Vivado I downloaded and installed it on my computer. I ran the software and Vivado and connected the board to the USB port. Then I opened the Hardware manager and only after I clicked on "AutoConnect" Vivado recognized the board: On the Hardware list there appeared a Xilinx_tcf/.../xc7a35T-0/XADC (see the attached image Vivado Screenshot #1).