Jump to content

arya

Members
  • Posts

    2
  • Joined

  • Last visited

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

arya's Achievements

Newbie

Newbie (1/4)

0

Reputation

  1. @Yannick @D@n What I have done is took 2 dds and multiplied the outputs and fed it to fir compiler. The block design done is as in the figure. Then I created a hdl wrapper and tried simulating it..but its showing error as "design ()not found while processing module instance()" . Could you pease help me through this.
×
×
  • Create New...