Jump to content

Gopal Krishna

Members
  • Posts

    12
  • Joined

  • Last visited

Everything posted by Gopal Krishna

  1. Dear all In vivado design flow in setup debug step I am seeing multiple netlist for only three bit register "state". How can i identify my original signal to debug my design thank you
  2. @zygot thank you for your kind suggestion. Can you please provide me link of example project, I am not able to find it.
  3. Thank you @PhDev I will try to implement.
  4. Thank You Very much @zygot
  5. Thank You @zygot for your reply. Fact is that I am very new in this FPGA world . I have done some small learning project on FPGA using Verilog and VHDL code. Now I am wondering how to access all these external ports available in FPGA(Ethernet/ USB/ HDMI). I have ZYNQ FPGA (Xilinx Zynq-7000 SoC ZC702 Evaluation Kit), I have Nexys A7 board also boyh has ethernet ports. I have tried to design ethernet protocol using Verilog but It seems very complex. I believe if port is available there must be some way to communicate with PC using ethernet port. If you know how to do it then please help me, suggest me some tutorial if available . -- Thank You
  6. How can I access Ethernet port of any FPGA to transfer data from PC to FPGA and vice versa.
  7. Hello Recently I have purchased Digilent PMOD AD2. I want to interface PMOD AD2 with my Xilinx Spartan-6 LX45 FPGA board. For conversion of analog signal into digital format. Could you please help me to do this. should I have to write HDL code of I2C? what is maximum speed of operation of PMOD AD2? -- Thank you Gopal Krishna
×
×
  • Create New...