weilai

Members
  • Content Count

    11
  • Joined

  • Last visited

About weilai

  • Rank
    Member

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. Thanks for your explaination. but I'm a Beginer of RAM, so it's difficult for me to understand you. forget all of them, now I just want to get access to the SDRAM on my ARTY--7-35 board. I mean, send data to external SDRAM on my board from PC and receive them, through UART communication. Now I have successfully built my "send and receive"uart module, what should I do next? Thanks, Dehao
  2. >>1: it's arty A7-35t Board >>2: I'm trying to connect with the DDR3 SDRAM chip on the board. I try to avoid IP core and I want to build my module directly, but it seems almost all the tutorials are about how to access the memory by IP core. >>3: no, I haven't simulated my design. But the problem now is I can not access the coorect pin number of the DDR3 from the ARTY achematic. the pin number of DDR seems interface with other pin muber. but thanks for your tutorial. >>4: I really want to know what's the problem with my contraints for DDR3. And I will
  3. Hi, guys: I'm currently doing the '' write and read RAM'' project, in which I want to send characters to RAM through UART, and then read the data from the ram. I find two problems: 1.pin assignment of RAM. is there the pin number of ram in ARTY achematic, but it seems the pin number interfaced with other pin or isn't vaild.I show this problem in my slide in the attachment. for example, pin'C2' for reset also occurs in a pin of DDR3 in the achematic file. 2. the voltage required for RAM is around 1.5V, but it's 3.3V for other parts like clk or button. so when I set up my contr
  4. Hi guys, happy new year!! I'm currently trying to write and read data from my DDR3 SDRAM block. Instead of using any IP core, I want to write and read data diractly using Verilog in Vivado. But unforunitely, I can't find the XDC configition in XDC file of my board. so I'm stucking at how t `timescale 1ns / 1ps //ram.v module ram( input clk_i, input rst_i, input wr_en_i, input rd_en_i, input [7:0] addr_i, inout [31:0] data_io ); reg [31:0] bram[255:0];
  5. yes, actuaclly I'm trying to use python code to send some characters to board and make the led blinking. can you offer me links of tutorials about this.
  6. thanks for your kind reply! I have a uart receiver application which can receive chracters from PC and then make specific led blinking in FPGA. This function can be realized when I send characters through TeraTerm. However, When I try to send by Python code as follows it don't work.So how should I do if I want send characters with python to board and blink led like using TeraTerm. Python code: import serial ser = serial.Serial("com9",9600,timeout=0.01) c=input("o") ser.write(c.encode()) ser.close() uart receiver code: `timescale 1ns / 1ps module receiver( input clk, //inpu
  7. Hi,guys! I'm currently working on how to send character"hello" to FPGA and then transmit "hello" back to my PC. But it seems I only can send some characters to my board and cannot receive the chracters back to PC. I wonder how to build my code in python to get the characters back to my PC. The attachment is my code(PYTHON) and result of runing. import serial ser = serial.Serial("com9",9600,timeout=0.25) print(ser.name) print(ser.port) #ser.open() c=input("hello") b=ser.isOpen() s=ser.read(10) ser.write(c.encode()) print(s) print(b) ser.close() Thanks, Dehao
  8. thanks so much. this really help me out!!!
  9. Hi,guys, I'm new and I have some problems in uart communication with PC(windows). I built UART RX (receiving) hardware. 8 LEDs will be used to show the binary value of the ASCII character. When the key strobe on the keyboard (from the computer) is pressed, the 8 bits will transmit from the keyboard to FPGA through USB-UART port on arty-7-35T board. However, when I send something to board through TERATERM, all the LED is always off. when I connect one LED to RxD, the LED is always on. the following is my code. `timescale 1ns / 1ps module receiver( input clk, //input clock input