bahare

Members
  • Content Count

    16
  • Joined

  • Last visited

About bahare

  • Rank
    Member

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

  1. bahare

    add ip in vivado

    Hi JColvin i attach a picture that show other errors that vivado get me when i whant creat new ip . thanks .
  2. hi i created a counter ip and i use vhdl language, how i can connect my output ip counter to output my master ip in VHDL code ?? for example in below tutorial http://www.fpgadeveloper.com/2014/08/creating-a-custom-ip-block-in-vivad... after add component and add port map , “reg_data_out <= slv_reg1;” replace with “reg_data_out <= multiplier_out;" in “my_multiplier_v1_0_S00_AXI_inst” file , i want to know what shoud change in “my_counter_v1_0_M00_AXI_VHDL” file after add component above 'begin' and add port map in 'user add logic' ?
  3. bahare

    add ip in vivado

    hi when i creat my ip in vivado and save it , i wanted to creat another ip but vivado give me below Error : ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
  4. bahare

    reading from an ip counter with zynq

    Hi JColvin thanks alot
  5. bahare

    reading from an ip counter with zynq

    i need a simple project in that zynq ps read dada from a ip counter can you help me?
  6. bahare

    pmod on zedboard

    hi thanks alot Alex
  7. bahare

    ADC and DAC pmod on ZYNQ 7020

    hi JColvin how can open these three files??
  8. bahare

    pmod on zedboard

    hi thanks alot , Do you think I can change the following codes in sdk setting up two pmod port JA and JB at the same time? void increment_active_PMOD_Port() /** * \brief Increments the Active PMOD port and sets the globals UART, SPI, I2C, GPIO peripheral settings * * \retval None */ { g_nActivePMODPort++; if(g_nActivePMODPort>3) g_nActivePMODPort=0; switch(g_nActivePMODPort) { case 0: g_unActivePeripheralAddressI2C =XPAR_IIC_0_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_0_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_0_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortA; break, case 1: g_unActivePeripheralAddressI2C =XPAR_IIC_0_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_0_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_0_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortA; g_unActivePeripheralAddressI2C =XPAR_IIC_1_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_1_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_1_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortB; break; case 2: g_unActivePeripheralAddressI2C =XPAR_IIC_2_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_2_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_2_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortC; break; case 3: g_unActivePeripheralAddressI2C =XPAR_IIC_3_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_3_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_3_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortD; break; default: g_nActivePMODPort=0; g_unActivePeripheralAddressI2C =XPAR_IIC_0_BASEADDR; g_unActivePeripheralAddressSPI =XPAR_SPI_0_BASEADDR; g_unActivePeripheralAddressUart =XPAR_AXI_UARTLITE_0_BASEADDR; g_pActiveGPIOPort =&g_xGpioPmodPortA; break; } } void max_set_PMOD_port(int nPortNumber, u8 uchPortType) { if(nPortNumber>=0 && nPortNumber<=3) { g_auchPortType[nPortNumber]=uchPortType; } max_configure_PMOD_port(g_auchPortType[0],g_auchPortType[1],g_auchPortType[2],g_auchPortType[3]); delay(ABOUT_ONE_SECOND / 10); } void max_configure_PMOD_port(u8 uchPmodPortA, u8 uchPmodPortB, u8 uchPmodPortC, u8 uchPmodPortD) { u8 uchPmodPortSelectBits=0; // The PMOD ports are configured with an 8 bit word sent to GPIO2 // Bits 1:0 are for port #A // Bits 3:2 are for port #B // Bits 5:4 are for port #C // Bits 7:6 are for Port #D //S = 2'b00 => UART active (PMOD_PORT_TYPE_UART) //S= 2'b01 => SPI active (PMOD_PORT_TYPE_SPI) //S = 2'b10 => GPIO active (PMOD_PORT_TYPE_GPIO) //S = 2'b11 => I2C active (PMOD_PORT_TYPE_I2C) uchPmodPortSelectBits = (uchPmodPortD << 6) + (uchPmodPortC << 4) + (uchPmodPortB << 2) + uchPmodPortA; XGpio_DiscreteWrite(&g_xGpioPmodPortMuxIO, 1, uchPmodPortSelectBits); }
  9. bahare

    pmod on zedboard

    can you help me Alex??
  10. bahare

    pmod on zedboard

    Hi Alex yes , exactly.
  11. bahare

    pmod on zedboard

    i want setting up ADC and DAC Peripheral Module at the same time on JA and JB on zedboard . maxim's project file is for 15 Peripheral Module that every time just one pmod can use, can you help me that how do i change maxim's ready project file that ADC and DAC setting up whit together at the same time ?
  12. bahare

    pmod on zedboard

    i work whit pmod that producted whit maxim company , maxim company get me a file project for pmods in this link http://content.maximintegrated.com/en/design/tools/applications/evkit-software/index.mvp/id/1064 but in this project every pmod port on zedboard luanch alone , i want two port pmod work together can you help me ??
  13. bahare

    ADC and DAC pmod on ZYNQ 7020

    hi herve canyou get me your project file that ADC and DAC work on zedboard? bahare.fakhar@yahoo.com
  14. bahare

    pmodAD1 did not work with ZC702

    Sorry i am unskilled i have one file for two pmod max5216(DAC) and max11205(ADC) but in this file just one pmod work and i want that ADC andDAC work togheter have you file ready C in SDK or one file that DAC and ADC work togheter?