Jump to content

FPGA

Digilent Forum Rules

The rules for the Digilent Forum can be found here: https://digilent.com/reference/forum-guidelines.

Subforums

  1. Embedded Linux

    3k
    posts

Explore Questions

  1. Genesys 2: RGMII Rx DDR shift

    Asked by escou64,

    0 votes
    0 answers

  2. PMOD AD1 FPGA bitstream genatation issues

    Asked by amilashanaka,

    0 votes
    1 answer

  3. Arty-Z7-20 ethernet PHY failure, and build quality issues

    Asked by cogans,

    0 votes
    1 answer

  4. My basys 3 don’t Turn on

    Asked by Vanessa,

    0 votes
    1 answer

  5. How to apply a phase to form an output sine wave in the Cordic IP block?

    Asked by loser,

    0 votes
    1 answer

5,448 questions in this forum

  1. Cmod S6 / Xilinx ISE problem programming flash = very slow

    Asked by rich379,

    0 votes
    1 answer

  2. basys 3 WiFi usage

    Asked by Dom_123,

    0 votes
    43 answers

  3. A question on the USB UART bridge Arty A7 35.

    Asked by Gra,

    0 votes
    2 answers

  4. Zynq Uart Interrupts Issue

    Asked by TeslaCrytpo,

    0 votes
    3 answers

  5. software development for hls ip

    Asked by Sarika Athya,

    0 votes
    1 answer

  6. software development for matrix multiplication ip

    Asked by Ram,

    0 votes
    1 answer

  7. "port type is not recognized. " error in vivado

    Asked by askhunter,

    0 votes
    2 answers

  8. Image Processing Zybo z7-20

    Asked by sidesantis01,

    0 votes
    1 answer

  9. IP used in Zybo-Z7 MIPI Pcam 5C demo

    Asked by jge64,

    0 votes
    9 answers

  10. Ethernet Packet recieving

    Asked by Aamirnagra,

    0 votes
    3 answers

  11. Reading Pmod AD1 value

    Asked by wing,

    0 votes
    3 answers

  12. Ethernet PHY- Arty7 vs Nexys Video

    Asked by core2explore,

    0 votes
    1 answer

  13. NEXSYS 4 DDR XADC DEMO

    Asked by Soniya,

    0 votes
    1 answer

  14. JtagHs1 cable not detected by Digilent Linux driver

    Asked by dry,

    0 votes
    19 answers

  15. No STDIO connection visible in the SDK

    Asked by aeon20,

    0 votes
    3 answers

  16. Inter core communication

    Asked by vvk,

    0 votes
    8 answers

  17. Basys 3 Artix-7 FPGA Trainer Board

    Asked by mgooding9,

    0 votes
    1 answer

  18. FPGA ESD protection

    Asked by mishu,

    0 votes
    1 answer

  19. FFT / iFFT / RS - Basys3

    Asked by donwazonesko,

    0 votes
    27 answers

  20. "incompatible problem" in block diagram

    Asked by askhunter,

    0 votes
    1 answer

  21. Nexys A7 Silkscreen gerbers

    Asked by Divvi,

    0 votes
    4 answers

  22. Nexys 2 - transistor part number

    Asked by CVu,

    0 votes
    4 answers

  23. Nexys 4 store data in flash

    Asked by savmil,

    0 votes
    12 answers

  24. PS SPI failing self test on Cora 10

    Asked by RallyTronics,

    0 votes
    3 answers

  25. NexysDDR4 example projects

    Asked by pierre antony,

    0 votes
    5 answers
×
×
  • Create New...