`timescale 1ns / 1ps // This behavioral definition added only for the FPGA version module fred_flintstone ( input d0, output z ); assign z = ~d0; // always @(*) begin // z = 1'b0; // if (s0) // z = d1; // else // z = d0; // end endmodule