


This tutorial shows how to create a simple project with a MMCM (Mixed-Mode Clock Manager) using Xilinx Vivado Design Suite. (Verilog Example)

In this example we instantiate an MMCM to generate a 10MHz clock from the 100MHz oscillator connected to the FPGA.


Create a new project and verify the Tools => Project Settings => General => Target Language is set to Verilog.

Create a simple module with the following ports and counter logic:




```
dcm_example.v
C:/ECE3829/vivado/dcm_verilog/dcm_verilog.srscs/sources_1/new/dcm_example.v
22
23 module dcm_example(
24     input  clk_fpga,
25     input  reset,
26     output lock_led,
27     output counter_led
28 );
29
30 reg [3:0] count;
31 wire      clk_10M;
32
33 // count from 0 to 9 at a frequency of 10MHz
34 always @ (posedge clk_10M, posedge reset)
35 begin
36     if (reset)
37         count <= 1'b0;
38     else
39         if (count == 4'h9)
40             count <= 4'b0;
41         else
42             count <= count + 1;
43     end
44
45 assign counter_led = (count == 9); // flash LED every 10 clock cycles
46
47 endmodule
```


Select the IP Catalog in the Project Manager and select the clocking wizard:




The Clocking Wizard - Customize IP window opens:




In the Output Clocks tab select 10MHz for the clk_out1 frequency:



In the Port Renaming tab, change the port name to clk_10M:




Click **OK**



Click on **Generate**.

The MMCM is now added to the available design sources:



We now need to add the MMCM to our top level design.

In the Sources window, Select IP Sources and then expand the Instantiation Template to see the clk_wiz_0_vco file:

The screenshot shows the Vivado 2015.1 IDE interface. The Project Manager on the left shows the project 'dcm_verilog'. The Sources window in the center shows the 'IP Sources' tab, where the 'Instantiation Template (1)' is expanded, revealing the 'clk_wiz_0_vco' file. The 'Source File Properties' window for 'clk_wiz_0_vco' is open, showing its location and properties. The 'Design Runs' table at the bottom shows the synthesis status.

Source File Properties for clk_wiz_0_vco:

- Location: c:/ECE3829/vivado/dcm_verilog/dcm_verilog/srcs/sources_1/
- Type: Verilog Template
- Size: 3.6 KB
- Modified: Today at 14:48:32 PM
- Copied to: c:/ECE3829/vivado/dcm_verilog/dcm_verilog/srcs/sources_1/
- Read-only: Yes
- Encrypted: No
- Enabled: ☒

Design Runs Table:

Name	Constraints	Status	Progress	WNS	TNS	WHS	THS	TPWS	Failed Routes	LUT %	LUTs	FF %	FFs	BRAM %
synth_1 (active)	constrs_1	Not started	0%											
impl_1 (active)	constrs_1	Not started	0%											
Out-of-Context Module Runs														
clk_wiz_0_synth_1	clk_wiz_0	synth_design Complete!	100%							0.000	0	0.000	0	0.000


clk_wiz_0_vco Verilog File Content:

```


46 // PART OF THIS FILE AT ALL TIMES.
47 //
48 // User entered comments
49 //
50 // None
51 //
52 //
53 //
54 // Output Clock Freq (MHz) Phase (degrees) Duty Cycle (%) Pk-to-Pk Jitter (ps) Error (ps)
55 // CLK_OUT1 10.000 0.000 50.0 467.358 318.001
56 //
57 //
58 // Input Clock Freq (MHz) Input Jitter (UI)
59 // _primary 100.000 0.010
60 //
61 // The following must be inserted into your Verilog file for this
62 // core to be instantiated. Change the instance name and port connections
63 // (in parentheses) to your own signal names.
64 //
65 //----- Begin Cut here for INSTANTIATION Template ----- INST_TAG
66 //
67 //
68 //
69 //
70 //
71 //
72 // Clock in ports
73 // .clk_in1(clk_in1), // input clk_in1
74 // Clock out ports
75 // .clk_10M(clk_10M), // output clk_10M
76 // Status and control signals
77 // .reset(reset), // input reset
78 // .locked(locked), // output locked
79 // INST_TAG_END ----- End INSTANTIATION Template -----
80 //

```

Select the lines at the bottom of the file for the instantiation template (select the lines and use ctrl C to copy):



Back in your top level file, paste the instantiation template and modify the signal names to match your connections:



You can now synthesize and implement this design.