This tutorial shows how to create a simple project with a MMCM (Mixed-Mode Clock Manager) using Xilinx Vivado Design Suite. (Verilog Example)


In this example we instantiate an MMCM to generate a 10MHz clock from the 100MHz oscillator connected to the FPGA.

Create a new project and verify the Tools => Project Settings => General => Target Language is set to Verilog.


Create a simple module with the following ports and counter logic:

```
dcm_example.v
                                                                           _ _ _ Z X
C:/ECE3829/vivado/dcm_verilog/dcm_verilog.srcs/sources_1/new/dcm_example.v
   22
   23 module dcm_example(
24
         input clk_fpga,
25
        input reset,
         output lock led,
27
   26
        output counter led
28
        );
X 29
   30
        reg [3:0] count;
// 31
         wire
                   clk 10M;
32
       // count from 0 to 9 at a frequency of 10MHz
   33
34
        always @ (posedge clk 10M, posedge reset)
9 35
        begin
   36
             if (reset)
   37
                 count <= 1'b0;
   38
             else
   39
                 if (count == 4'h9)
   40
                     count <= 4'b0;
   41
                 else
   42
                    count <= count + 1;
   43
         end
   44
   45
         assign counter_led = (count == 9); // flash LED every 10 clock cycles
   46
   47 endmodule
```


Select the IP Catalog in the Project Manager and select the clocking wizard:




The Clocking Wizard - Customize IP window opens:




In the Output Clocks tab select 10MHz for the clk\_out1 frequency:



In the Port Renaming tab, change the port name to clk\_10M:




## Click OK




## Click on Generate.

The MMCM is now added to the available design sources:




We now need to add the MMCM to our top level design.

In the Sources window, Select IP Sources and then expand the Instantiation Template to see the clk\_wix\_veo file:



Select the lines at the bottom of the file for the instantiation template (select the lines and use ctrl C to copy):



Back in your top level file, paste the instantiation template and modify the signal names to match your connections:

```
_ 🗆 🗗 ×
dcm_example.v
C:/ECE3829/vivado/dcm_verilog/dcm_verilog.srcs/sources_1/new/dcm_example.v
   26
         output counter_led
27
         );
28
29
       reg [3:0] count;
   30
         wire
                    clk_10M;
31
32 // Instantiate copy of MMCM to produce 10MHz clock
X 33 clk_wiz_0 mmcm_inst
   34
// 35
        // Clock in ports
36
         .clk_in1(clk_fpga), // input clk (100MHz)
   37
         // Clock out ports
OF.
   38
         .clk_10M(clk_10M), // output clk (10MHz)
9 39
         // Status and control signals
   40
         .reset (reset),
                              // input reset
   41
         .locked(lock_led)); // output locked
   42
   43
        // count from 0 to 9 at a frequency of 10MHz
   44
        always @ (posedge clk_10M, posedge reset)
   45
         begin
   46
            if (reset)
                count <= 1'b0;
```

You can now synthesize and implement this design.